blob: cb3b707a4774abf8852109a1b7b72fa9b28711da [file] [log] [blame]
Jon Loeligere6f5b352008-03-18 13:51:05 -05001/*
2 * Copyright 2008 Freescale Semiconductor, Inc.
3 *
Tom Rini5b8031c2016-01-14 22:05:13 -05004 * SPDX-License-Identifier: GPL-2.0
Jon Loeligere6f5b352008-03-18 13:51:05 -05005 */
6
7#include <common.h>
Jon Loeligere6f5b352008-03-18 13:51:05 -05008
York Sun5614e712013-09-30 09:22:09 -07009#include <fsl_ddr_sdram.h>
10#include <fsl_ddr_dimm_params.h>
Jon Loeligere6f5b352008-03-18 13:51:05 -050011
Haiying Wangdfb49102008-10-03 12:36:55 -040012void fsl_ddr_board_options(memctl_options_t *popts,
13 dimm_params_t *pdimm,
14 unsigned int ctrl_num)
Jon Loeligere6f5b352008-03-18 13:51:05 -050015{
16 /*
17 * Factors to consider for clock adjust:
18 * - number of chips on bus
19 * - position of slot
20 * - DDR1 vs. DDR2?
21 * - ???
22 *
23 * This needs to be determined on a board-by-board basis.
24 * 0110 3/4 cycle late
25 * 0111 7/8 cycle late
26 */
27 popts->clk_adjust = 6;
28
29 /*
30 * Factors to consider for CPO:
31 * - frequency
32 * - ddr1 vs. ddr2
33 */
34 popts->cpo_override = 10;
35
36 /*
37 * Factors to consider for write data delay:
38 * - number of DIMMs
39 *
40 * 1 = 1/4 clock delay
41 * 2 = 1/2 clock delay
42 * 3 = 3/4 clock delay
43 * 4 = 1 clock delay
44 * 5 = 5/4 clock delay
45 * 6 = 3/2 clock delay
46 */
47 popts->write_data_delay = 3;
48
49 /*
50 * Factors to consider for half-strength driver enable:
51 * - number of DIMMs installed
52 */
53 popts->half_strength_driver_enable = 0;
54}