blob: 078c77bf68ce7d20c3ecda3f42b9282ff6014699 [file] [log] [blame]
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +09001/*
2 * Configuation settings for the Alpha Project AP-SH4A-4A board
3 *
4 * Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +09007 */
8
9#ifndef __AP_SH4A_4A_H
10#define __AP_SH4A_4A_H
11
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090012#define CONFIG_CPU_SH7734 1
13#define CONFIG_AP_SH4A_4A 1
14#define CONFIG_400MHZ_MODE 1
15/* #define CONFIG_533MHZ_MODE 1 */
16
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090017#define CONFIG_SYS_TEXT_BASE 0x8BFC0000
18
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090019#define CONFIG_CMD_SDRAM
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090020
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090021#define CONFIG_BOOTARGS "console=ttySC4,115200"
22
Vladimir Zapolskiy18a40e82016-11-28 00:15:30 +020023#define CONFIG_DISPLAY_BOARDINFO
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090024#undef CONFIG_SHOW_BOOT_PROGRESS
25
26/* Ether */
27#define CONFIG_SH_ETHER 1
28#define CONFIG_SH_ETHER_USE_PORT (0)
29#define CONFIG_SH_ETHER_PHY_ADDR (0x0)
30#define CONFIG_SH_ETHER_PHY_MODE (PHY_INTERFACE_MODE_GMII)
31#define CONFIG_SH_ETHER_SH7734_MII (0x02) /* GMII */
32#define CONFIG_PHYLIB
33#define CONFIG_PHY_MICREL 1
34#define CONFIG_BITBANGMII
35#define CONFIG_BITBANGMII_MULTI
36
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090037/* undef to save memory */
38#define CONFIG_SYS_LONGHELP
39/* Monitor Command Prompt */
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090040/* Buffer size for input from the Console */
41#define CONFIG_SYS_CBSIZE 256
42/* Buffer size for Console output */
43#define CONFIG_SYS_PBSIZE 256
44/* max args accepted for monitor commands */
45#define CONFIG_SYS_MAXARGS 16
46/* Buffer size for Boot Arguments passed to kernel */
47#define CONFIG_SYS_BARGSIZE 512
48/* List of legal baudrate settings for this board */
49#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
50
51/* SCIF */
52#define CONFIG_SCIF_CONSOLE 1
53#define CONFIG_SCIF 1
54#define CONFIG_CONS_SCIF4 1
55
56/* Suppress display of console information at boot */
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +090057
58/* SDRAM */
59#define CONFIG_SYS_SDRAM_BASE (0x88000000)
60#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
61#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 * 1024)
62
63#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
64#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + CONFIG_SYS_SDRAM_SIZE)
65/* Enable alternate, more extensive, memory test */
66#undef CONFIG_SYS_ALT_MEMTEST
67/* Scratch address used by the alternate memory test */
68#undef CONFIG_SYS_MEMTEST_SCRATCH
69
70/* Enable temporary baudrate change while serial download */
71#undef CONFIG_SYS_LOADS_BAUD_CHANGE
72
73/* FLASH */
74#define CONFIG_FLASH_CFI_DRIVER 1
75#define CONFIG_SYS_FLASH_CFI
76#undef CONFIG_SYS_FLASH_QUIET_TEST
77#define CONFIG_SYS_FLASH_EMPTY_INFO
78#define CONFIG_SYS_FLASH_BASE (0xA0000000)
79#define CONFIG_SYS_MAX_FLASH_SECT 512
80
81/* if you use all NOR Flash , you change dip-switch. Please see Manual. */
82#define CONFIG_SYS_MAX_FLASH_BANKS 1
83#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
84
85/* Timeout for Flash erase operations (in ms) */
86#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
87/* Timeout for Flash write operations (in ms) */
88#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
89/* Timeout for Flash set sector lock bit operations (in ms) */
90#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
91/* Timeout for Flash clear lock bit operations (in ms) */
92#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
93
94/*
95 * Use hardware flash sectors protection instead
96 * of U-Boot software protection
97 */
98#undef CONFIG_SYS_FLASH_PROTECTION
99#undef CONFIG_SYS_DIRECT_FLASH_TFTP
100
101/* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */
102#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
103/* Monitor size */
104#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
105/* Size of DRAM reserved for malloc() use */
106#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +0900107#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
108
109/* ENV setting */
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +0900110#define CONFIG_ENV_OVERWRITE 1
111#define CONFIG_ENV_SECT_SIZE (128 * 1024)
112#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
113#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
114/* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
115#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
116#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
117
118/* Board Clock */
119#if defined(CONFIG_400MHZ_MODE)
120#define CONFIG_SYS_CLK_FREQ 50000000
121#else
122#define CONFIG_SYS_CLK_FREQ 44444444
123#endif
Nobuhiro Iwamatsu684a5012013-08-21 16:11:21 +0900124#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
125#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +0900126#define CONFIG_SYS_TMU_CLK_DIV 4
Nobuhiro Iwamatsubfc93fb2012-05-09 15:59:30 +0900127
128#endif /* __AP_SH4A_4A_H */