blob: a24e945313f474b4160c75697d6243a35652ecdd [file] [log] [blame]
HeungJun, Kim89f95492012-01-16 21:13:05 +00001/*
2 * Copyright (C) 2011 Samsung Electronics
3 * Heungjun Kim <riverful.kim@samsung.com>
4 *
5 * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/*
30 * High Level Configuration Options
31 * (easy to change)
32 */
33#define CONFIG_SAMSUNG /* in a SAMSUNG core */
34#define CONFIG_S5P /* which is in a S5P Family */
35#define CONFIG_EXYNOS4210 /* which is in a EXYNOS4210 */
36#define CONFIG_TRATS /* working with TRATS */
Donghwa Lee90464972012-05-09 19:23:46 +000037#define CONFIG_TIZEN /* TIZEN lib */
HeungJun, Kim89f95492012-01-16 21:13:05 +000038
39#include <asm/arch/cpu.h> /* get chip and board defs */
40
41#define CONFIG_ARCH_CPU_INIT
42#define CONFIG_DISPLAY_CPUINFO
43#define CONFIG_DISPLAY_BOARDINFO
44
Łukasz Majewskid0460b02012-08-07 05:42:14 +000045#ifndef CONFIG_SYS_L2CACHE_OFF
46#define CONFIG_SYS_L2_PL310
47#define CONFIG_SYS_PL310_BASE 0x10502000
48#endif
HeungJun, Kim89f95492012-01-16 21:13:05 +000049
50#define CONFIG_SYS_SDRAM_BASE 0x40000000
51#define CONFIG_SYS_TEXT_BASE 0x63300000
52
53/* input clock of PLL: TRATS has 24MHz input clock at EXYNOS4210 */
54#define CONFIG_SYS_CLK_FREQ_C210 24000000
Chander Kashyap5e46f832012-02-05 23:01:45 +000055#define CONFIG_SYS_CLK_FREQ CONFIG_SYS_CLK_FREQ_C210
HeungJun, Kim89f95492012-01-16 21:13:05 +000056
57#define CONFIG_SETUP_MEMORY_TAGS
58#define CONFIG_CMDLINE_TAG
HeungJun, Kim89f95492012-01-16 21:13:05 +000059#define CONFIG_REVISION_TAG
60#define CONFIG_CMDLINE_EDITING
61#define CONFIG_SKIP_LOWLEVEL_INIT
62#define CONFIG_BOARD_EARLY_INIT_F
63
64/* MACH_TYPE_TRATS macro will be removed once added to mach-types */
65#define MACH_TYPE_TRATS 3928
66#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
67
68/* Size of malloc() pool */
69#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
70
71/* select serial console configuration */
HeungJun, Kim89f95492012-01-16 21:13:05 +000072#define CONFIG_SERIAL2 /* use SERIAL 2 */
73#define CONFIG_BAUDRATE 115200
74
75/* MMC */
76#define CONFIG_GENERIC_MMC
77#define CONFIG_MMC
Jaehoon Chung7d2d58b2012-04-23 02:36:29 +000078#define CONFIG_S5P_SDHCI
79#define CONFIG_SDHCI
Jaehoon Chungb09ed6e2012-08-30 16:24:11 +000080#define CONFIG_MMC_SDMA
HeungJun, Kim89f95492012-01-16 21:13:05 +000081
82/* PWM */
83#define CONFIG_PWM
84
85/* It should define before config_cmd_default.h */
86#define CONFIG_SYS_NO_FLASH
87
88/* Command definition */
89#include <config_cmd_default.h>
90
91#undef CONFIG_CMD_FPGA
92#undef CONFIG_CMD_MISC
93#undef CONFIG_CMD_NET
94#undef CONFIG_CMD_NFS
95#undef CONFIG_CMD_XIMG
96#undef CONFIG_CMD_CACHE
97#undef CONFIG_CMD_ONENAND
98#undef CONFIG_CMD_MTDPARTS
99#define CONFIG_CMD_MMC
Lukasz Majewski93a1ab52012-08-06 14:41:11 +0200100#define CONFIG_CMD_DFU
101
102/* FAT */
103#define CONFIG_CMD_FAT
104#define CONFIG_FAT_WRITE
105
106/* USB Composite download gadget - g_dnl */
107#define CONFIG_USBDOWNLOAD_GADGET
108#define CONFIG_DFU_FUNCTION
109#define CONFIG_DFU_MMC
110
111/* USB Samsung's IDs */
112#define CONFIG_G_DNL_VENDOR_NUM 0x04E8
113#define CONFIG_G_DNL_PRODUCT_NUM 0x6601
114#define CONFIG_G_DNL_MANUFACTURER "Samsung"
HeungJun, Kim89f95492012-01-16 21:13:05 +0000115
116#define CONFIG_BOOTDELAY 1
117#define CONFIG_ZERO_BOOTDELAY_CHECK
118#define CONFIG_BOOTARGS "Please use defined boot"
119#define CONFIG_BOOTCOMMAND "run mmcboot"
120
121#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
122#define CONFIG_BOOTBLOCK "10"
123#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
124
Lukasz Majewski93a1ab52012-08-06 14:41:11 +0200125#define CONFIG_DFU_ALT \
126 "dfu_alt_info=" \
127 "u-boot mmc 80 400;" \
128 "uImage fat 0 2\0" \
129
HeungJun, Kim89f95492012-01-16 21:13:05 +0000130#define CONFIG_ENV_OVERWRITE
131#define CONFIG_SYS_CONSOLE_INFO_QUIET
132#define CONFIG_SYS_CONSOLE_IS_IN_ENV
133
134#define CONFIG_EXTRA_ENV_SETTINGS \
135 "bootk=" \
136 "run loaduimage; bootm 0x40007FC0\0" \
137 "updatemmc=" \
138 "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
139 "mmc boot 0 1 1 0\0" \
140 "updatebackup=" \
141 "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
142 "mmc boot 0 1 1 0\0" \
143 "updatebootb=" \
144 "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
145 "lpj=lpj=3981312\0" \
146 "nfsboot=" \
147 "set bootargs root=/dev/nfs rw " \
148 "nfsroot=${nfsroot},nolock,tcp " \
149 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
150 "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
151 "; run bootk\0" \
152 "ramfsboot=" \
153 "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
154 "${console} ${meminfo} " \
155 "initrd=0x43000000,8M ramdisk=8192\0" \
156 "mmcboot=" \
157 "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
158 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
159 "run loaduimage; bootm 0x40007FC0\0" \
160 "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
161 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
162 "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
163 "verify=n\0" \
164 "rootfstype=ext4\0" \
165 "console=" CONFIG_DEFAULT_CONSOLE \
166 "meminfo=crashkernel=32M@0x50000000\0" \
167 "nfsroot=/nfsroot/arm\0" \
168 "bootblock=" CONFIG_BOOTBLOCK "\0" \
Łukasz Majewski42e14f02012-07-02 23:41:15 +0000169 "loaduimage=fatload mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 uImage\0" \
HeungJun, Kim89f95492012-01-16 21:13:05 +0000170 "mmcdev=0\0" \
171 "mmcbootpart=2\0" \
172 "mmcrootpart=3\0" \
Lukasz Majewski93a1ab52012-08-06 14:41:11 +0200173 "opts=always_resume=1\0" \
174 CONFIG_DFU_ALT
HeungJun, Kim89f95492012-01-16 21:13:05 +0000175
176/* Miscellaneous configurable options */
177#define CONFIG_SYS_LONGHELP /* undef to save memory */
178#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
HeungJun, Kim89f95492012-01-16 21:13:05 +0000179#define CONFIG_SYS_PROMPT "TRATS # "
180#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
181#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
182#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
183/* Boot Argument Buffer Size */
184#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
185/* memtest works on */
186#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
187#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
188#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
189
190#define CONFIG_SYS_HZ 1000
191
Piotr Wilczekb5598572012-09-20 00:19:55 +0000192/* TRATS has 4 banks of DRAM */
193#define CONFIG_NR_DRAM_BANKS 4
194#define SDRAM_BANK_SIZE (256UL << 20UL) /* 256 MB */
195#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
196#define PHYS_SDRAM_1_SIZE SDRAM_BANK_SIZE
197#define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE)
198#define PHYS_SDRAM_2_SIZE SDRAM_BANK_SIZE
199#define PHYS_SDRAM_3 (CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE))
200#define PHYS_SDRAM_3_SIZE SDRAM_BANK_SIZE
201#define PHYS_SDRAM_4 (CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE))
202#define PHYS_SDRAM_4_SIZE SDRAM_BANK_SIZE
HeungJun, Kim89f95492012-01-16 21:13:05 +0000203
204#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
205
206#define CONFIG_SYS_MONITOR_BASE 0x00000000
207#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
208
209#define CONFIG_ENV_IS_IN_MMC
210#define CONFIG_SYS_MMC_ENV_DEV 0
211#define CONFIG_ENV_SIZE 4096
212#define CONFIG_ENV_OFFSET ((32 - 4) << 10) /* 32KiB - 4KiB */
213
214#define CONFIG_DOS_PARTITION
215
216#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
217#define CONFIG_SYS_CACHELINE_SIZE 32
218
HeungJun, Kim89f95492012-01-16 21:13:05 +0000219
220#define CONFIG_SOFT_I2C
221#define CONFIG_SOFT_I2C_READ_REPEATED_START
Łukasz Majewskifd8dca82012-09-04 23:15:21 +0000222#define CONFIG_SYS_I2C_INIT_BOARD
HeungJun, Kim89f95492012-01-16 21:13:05 +0000223#define CONFIG_SYS_I2C_SPEED 50000
224#define CONFIG_I2C_MULTI_BUS
Łukasz Majewskifd8dca82012-09-04 23:15:21 +0000225#define CONFIG_SOFT_I2C_MULTI_BUS
226#define CONFIG_SYS_MAX_I2C_BUS 15
227
228#include <asm/arch/gpio.h>
229
230/* I2C PMIC */
231#define CONFIG_SOFT_I2C_I2C5_SCL exynos4_gpio_part1_get_nr(b, 7)
232#define CONFIG_SOFT_I2C_I2C5_SDA exynos4_gpio_part1_get_nr(b, 6)
233
234/* I2C FG */
235#define CONFIG_SOFT_I2C_I2C9_SCL exynos4_gpio_part2_get_nr(y4, 1)
236#define CONFIG_SOFT_I2C_I2C9_SDA exynos4_gpio_part2_get_nr(y4, 0)
237
238#define CONFIG_SOFT_I2C_GPIO_SCL get_multi_scl_pin()
239#define CONFIG_SOFT_I2C_GPIO_SDA get_multi_sda_pin()
240#define I2C_INIT multi_i2c_init()
HeungJun, Kim89f95492012-01-16 21:13:05 +0000241
242#define CONFIG_PMIC
243#define CONFIG_PMIC_I2C
Łukasz Majewski04ce68e2012-03-29 01:29:18 +0000244#define CONFIG_PMIC_MAX8997
HeungJun, Kim89f95492012-01-16 21:13:05 +0000245
246#define CONFIG_USB_GADGET
247#define CONFIG_USB_GADGET_S3C_UDC_OTG
248#define CONFIG_USB_GADGET_DUALSPEED
Lukasz Majewski93a1ab52012-08-06 14:41:11 +0200249#define CONFIG_USB_GADGET_VBUS_DRAW 2
HeungJun, Kim89f95492012-01-16 21:13:05 +0000250
Donghwa Lee51b1cd62012-04-05 19:36:27 +0000251/* LCD */
252#define CONFIG_EXYNOS_FB
253#define CONFIG_LCD
Donghwa Lee90464972012-05-09 19:23:46 +0000254#define CONFIG_CMD_BMP
255#define CONFIG_BMP_32BPP
Donghwa Lee51b1cd62012-04-05 19:36:27 +0000256#define CONFIG_FB_ADDR 0x52504000
257#define CONFIG_S6E8AX0
258#define CONFIG_EXYNOS_MIPI_DSIM
Donghwa Lee90464972012-05-09 19:23:46 +0000259#define CONFIG_VIDEO_BMP_GZIP
260#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 120 * 4) + (1 << 12))
Donghwa Lee51b1cd62012-04-05 19:36:27 +0000261
HeungJun, Kim89f95492012-01-16 21:13:05 +0000262#endif /* __CONFIG_H */