blob: 92144af93c4fe1d8a9a7b29837723e9b9b15c98e [file] [log] [blame]
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -04001/*
2 * (C) Copyright 2010
3 * ISEE 2007 SL, <www.iseebcn.com>
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License as
7 * published by the Free Software Foundation; either version 2 of
8 * the License, or (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
18 * MA 02111-1307 USA
19 */
20
21#ifndef __CONFIG_H
22#define __CONFIG_H
23#include <asm/sizes.h>
24
25/*
26 * High Level Configuration Options
27 */
28#define CONFIG_ARMV7 1 /* This is an ARM V7 CPU core */
29#define CONFIG_OMAP 1 /* in a TI OMAP core */
30#define CONFIG_OMAP34XX 1 /* which is a 34XX */
31#define CONFIG_OMAP3430 1 /* which is in a 3430 */
32#define CONFIG_OMAP3_IGEP0030 1 /* working with IGEP0030 */
33
34#define CONFIG_SDRC /* The chip has SDRC controller */
35
36#include <asm/arch/cpu.h>
37#include <asm/arch/omap3.h>
38
39/*
40 * Display CPU and Board information
41 */
42#define CONFIG_DISPLAY_CPUINFO 1
43#define CONFIG_DISPLAY_BOARDINFO 1
44
45/* Clock Defines */
46#define V_OSCK 26000000 /* Clock output from T2 */
47#define V_SCLK (V_OSCK >> 1)
48
49#define CONFIG_MISC_INIT_R
50
51#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
52#define CONFIG_SETUP_MEMORY_TAGS 1
53#define CONFIG_INITRD_TAG 1
54#define CONFIG_REVISION_TAG 1
55
Grant Likely2fa8ca92011-03-28 09:59:07 +000056#define CONFIG_OF_LIBFDT 1
57
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -040058/*
59 * NS16550 Configuration
60 */
61
62#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
63
64#define CONFIG_SYS_NS16550
65#define CONFIG_SYS_NS16550_SERIAL
66#define CONFIG_SYS_NS16550_REG_SIZE (-4)
67#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
68
69/* select serial console configuration */
70#define CONFIG_CONS_INDEX 3
71#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
72#define CONFIG_SERIAL3 3
73
74/* allow to overwrite serial and ethaddr */
75#define CONFIG_ENV_OVERWRITE
76#define CONFIG_BAUDRATE 115200
77#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
Enric Balletbo i Serraac657c42010-11-04 15:34:37 -040078#define CONFIG_GENERIC_MMC 1
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -040079#define CONFIG_MMC 1
Enric Balletbo i Serraac657c42010-11-04 15:34:37 -040080#define CONFIG_OMAP_HSMMC 1
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -040081#define CONFIG_DOS_PARTITION 1
82
83/* DDR */
84#define CONFIG_OMAP3_NUMONYX_DDR 1
85
86/* USB */
87#define CONFIG_MUSB_UDC 1
88#define CONFIG_USB_OMAP3 1
89#define CONFIG_TWL4030_USB 1
90
91/* USB device configuration */
92#define CONFIG_USB_DEVICE 1
93#define CONFIG_USB_TTY 1
94#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
95
96/* Change these to suit your needs */
97#define CONFIG_USBD_VENDORID 0x0451
98#define CONFIG_USBD_PRODUCTID 0x5678
99#define CONFIG_USBD_MANUFACTURER "Texas Instruments"
100#define CONFIG_USBD_PRODUCT_NAME "IGEP"
101
102/* commands to include */
103#include <config_cmd_default.h>
104
105#define CONFIG_CMD_CACHE
106#define CONFIG_CMD_EXT2 /* EXT2 Support */
107#define CONFIG_CMD_FAT /* FAT support */
108#define CONFIG_CMD_I2C /* I2C serial bus support */
109#define CONFIG_CMD_MMC /* MMC support */
110#define CONFIG_CMD_ONENAND /* ONENAND support */
111#define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */
112#define CONFIG_MTD_DEVICE
113
114#undef CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
Enric Balletbo i Serra84c611d2010-11-29 16:30:47 -0500115#undef CONFIG_CMD_NFS /* nfs */
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -0400116#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
117#undef CONFIG_CMD_IMLS /* List all found images */
118
119#define CONFIG_SYS_NO_FLASH
120#define CONFIG_HARD_I2C 1
121#define CONFIG_SYS_I2C_SPEED 100000
122#define CONFIG_SYS_I2C_SLAVE 1
123#define CONFIG_SYS_I2C_BUS 0
124#define CONFIG_SYS_I2C_BUS_SELECT 1
125#define CONFIG_DRIVER_OMAP34XX_I2C 1
126
127/*
128 * TWL4030
129 */
130#define CONFIG_TWL4030_POWER 1
131
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -0400132#define CONFIG_BOOTDELAY 3
133
134#define CONFIG_EXTRA_ENV_SETTINGS \
Enric Balletbo i Serra30f34132011-04-19 09:17:11 -0400135 "usbtty=cdc_acm\0" \
136 "loadaddr=0x82000000\0" \
137 "usbtty=cdc_acm\0" \
138 "console=ttyS2,115200n8\0" \
139 "mpurate=500\0" \
140 "vram=12M\0" \
141 "dvimode=1024x768MR-16@60\0" \
142 "defaultdisplay=dvi\0" \
143 "mmcdev=0\0" \
144 "mmcroot=/dev/mmcblk0p2 rw\0" \
145 "mmcrootfstype=ext3 rootwait\0" \
146 "nandroot=/dev/mtdblock4 rw\0" \
147 "nandrootfstype=jffs2\0" \
148 "mmcargs=setenv bootargs console=${console} " \
149 "mpurate=${mpurate} " \
150 "vram=${vram} " \
151 "omapfb.mode=dvi:${dvimode} " \
152 "omapfb.debug=y " \
153 "omapdss.def_disp=${defaultdisplay} " \
154 "root=${mmcroot} " \
155 "rootfstype=${mmcrootfstype}\0" \
156 "nandargs=setenv bootargs console=${console} " \
157 "mpurate=${mpurate} " \
158 "vram=${vram} " \
159 "omapfb.mode=dvi:${dvimode} " \
160 "omapfb.debug=y " \
161 "omapdss.def_disp=${defaultdisplay} " \
162 "root=${nandroot} " \
163 "rootfstype=${nandrootfstype}\0" \
164 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
165 "bootscript=echo Running bootscript from mmc ...; " \
166 "source ${loadaddr}\0" \
167 "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
168 "mmcboot=echo Booting from mmc ...; " \
169 "run mmcargs; " \
170 "bootm ${loadaddr}\0" \
171 "nandboot=echo Booting from onenand ...; " \
172 "run nandargs; " \
173 "onenand read ${loadaddr} 280000 400000; " \
174 "bootm ${loadaddr}\0" \
175
176#define CONFIG_BOOTCOMMAND \
177 "if mmc rescan ${mmcdev}; then " \
178 "if run loadbootscript; then " \
179 "run bootscript; " \
180 "else " \
181 "if run loaduimage; then " \
182 "run mmcboot; " \
183 "else run nandboot; " \
184 "fi; " \
185 "fi; " \
186 "else run nandboot; fi"
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -0400187
188#define CONFIG_AUTO_COMPLETE 1
189
190/*
191 * Miscellaneous configurable options
192 */
193#define CONFIG_SYS_LONGHELP /* undef to save memory */
194#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
195#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
196#define CONFIG_SYS_PROMPT "U-Boot # "
197#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
198/* Print Buffer Size */
199#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
200 sizeof(CONFIG_SYS_PROMPT) + 16)
201#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
202/* Boot Argument Buffer Size */
203#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
204
205#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0) /* memtest */
206 /* works on */
207#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
208 0x01F00000) /* 31MB */
209
210#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default */
211 /* load address */
212
213#define CONFIG_SYS_MONITOR_LEN (256 << 10)
214
215/*
216 * OMAP3 has 12 GP timers, they can be driven by the system clock
217 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
218 * This rate is divided by a local divisor.
219 */
220#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
221#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
222#define CONFIG_SYS_HZ 1000
223
224/*
225 * Stack sizes
226 *
227 * The stack sizes are set up in start.S using the settings below
228 */
229#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
230
231/*
232 * Physical Memory Map
233 *
234 */
235#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
236#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
237#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 meg */
238#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
239
240/* SDRAM Bank Allocation method */
241#define SDRC_R_B_C 1
242
243/*
244 * FLASH and environment organization
245 */
246
247#define PISMO1_ONEN_SIZE GPMC_SIZE_128M /* Configure the PISMO */
248
249#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
250
251#define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
252
253#define CONFIG_ENV_IS_IN_ONENAND 1
254#define CONFIG_ENV_SIZE (512 << 10) /* Total Size Environment */
255#define CONFIG_ENV_ADDR ONENAND_ENV_OFFSET
256
257/*
258 * Size of malloc() pool
259 */
260#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -0400261
262#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
Steve Sakoman31bfcf12010-10-27 05:04:30 -0700263#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
264#define CONFIG_SYS_INIT_RAM_SIZE 0x800
265#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
266 CONFIG_SYS_INIT_RAM_SIZE - \
267 GENERATED_GBL_DATA_SIZE)
Enric Balletbo i Serra1a832dc2010-10-14 16:57:39 -0400268
269#endif /* __CONFIG_H */