blob: f8bfe96781e57ebdcf22a52153e6b80b193d8987 [file] [log] [blame]
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +09001/*
2 * include/configs/salvator-x.h
3 * This file is Salvator-X board configuration.
4 *
5 * Copyright (C) 2015 Renesas Electronics Corporation
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __SALVATOR_X_H
11#define __SALVATOR_X_H
12
13#undef DEBUG
14
15#define CONFIG_RCAR_BOARD_STRING "Salvator-X"
16
17#include "rcar-gen3-common.h"
18
19/* SCIF */
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +090020#define CONFIG_CONS_SCIF2
21#define CONFIG_CONS_INDEX 2
Marek Vasut84746812017-05-13 15:57:45 +020022#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_S3D4_CLK_FREQ
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +090023
24/* [A] Hyper Flash */
25/* use to RPC(SPI Multi I/O Bus Controller) */
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +090026
Marek Vasut90e53f82017-05-13 15:57:47 +020027/* Ethernet RAVB */
28#define CONFIG_NET_MULTI
29#define CONFIG_PHY_MICREL
30#define CONFIG_BITBANGMII
31#define CONFIG_BITBANGMII_MULTI
32
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +090033/* Board Clock */
34/* XTAL_CLK : 33.33MHz */
35#define RCAR_XTAL_CLK 33333333u
36#define CONFIG_SYS_CLK_FREQ RCAR_XTAL_CLK
37/* ch0to2 CPclk, ch3to11 S3D2_PEREclk, ch12to14 S3D2_RTclk */
Marek Vasut84746812017-05-13 15:57:45 +020038/* CPclk 16.66MHz, S3D2 133.33MHz , S3D4 66.66MHz */
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +090039#define CONFIG_CP_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
40#define CONFIG_PLL1_CLK_FREQ (CONFIG_SYS_CLK_FREQ * 192 / 2)
41#define CONFIG_S3D2_CLK_FREQ (266666666u/2)
Marek Vasut84746812017-05-13 15:57:45 +020042#define CONFIG_S3D4_CLK_FREQ (266666666u/4)
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +090043
44/* Generic Timer Definitions (use in assembler source) */
45#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */
46
47/* Generic Interrupt Controller Definitions */
48#define CONFIG_GICV2
49#define GICD_BASE 0xF1010000
50#define GICC_BASE 0xF1020000
51
Marek Vasutfe2e8ff2017-05-13 15:57:48 +020052/* i2c */
53#define CONFIG_SYS_I2C
54#define CONFIG_SYS_I2C_SH
55#define CONFIG_SYS_I2C_SLAVE 0x60
56#define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 1
57#define CONFIG_SYS_I2C_SH_SPEED0 400000
58#define CONFIG_SH_I2C_DATA_HIGH 4
59#define CONFIG_SH_I2C_DATA_LOW 5
60#define CONFIG_SH_I2C_CLOCK 10000000
61
62#define CONFIG_SYS_I2C_POWERIC_ADDR 0x30
63
Marek Vasutd1018f52017-05-13 15:57:49 +020064/* USB */
65#ifdef CONFIG_R8A7795
66#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
67#else
68#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
69#endif
70
Marek Vasut50fb0c42017-05-13 15:57:46 +020071/* SDHI */
72#define CONFIG_SH_SDHI_FREQ 200000000
73
74/* Environment in eMMC, at the end of 2nd "boot sector" */
Marek Vasut50fb0c42017-05-13 15:57:46 +020075#define CONFIG_ENV_OFFSET (-CONFIG_ENV_SIZE)
76#define CONFIG_SYS_MMC_ENV_DEV 1
77#define CONFIG_SYS_MMC_ENV_PART 2
78
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +090079/* Module stop status bits */
80/* MFIS, SCIF1 */
81#define CONFIG_SMSTP2_ENA 0x00002040
Marek Vasut4c443bd2017-05-13 15:57:51 +020082/* SCIF2 */
83#define CONFIG_SMSTP3_ENA 0x00000400
Nobuhiro Iwamatsue525d342016-04-01 03:51:36 +090084/* INTC-AP, IRQC */
85#define CONFIG_SMSTP4_ENA 0x00000180
86
87#endif /* __SALVATOR_X_H */