blob: 07aab6349cfcdf14914164420b0186d48a225ce2 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Shengzhou Liu4d666682014-04-18 16:43:40 +08002/* Copyright 2013 Freescale Semiconductor, Inc.
Shengzhou Liu4d666682014-04-18 16:43:40 +08003 */
4
5#include <common.h>
Simon Glassd96c2602019-12-28 10:44:58 -07006#include <clock_legacy.h>
Simon Glass24b852a2015-11-08 23:47:45 -07007#include <console.h>
Simon Glassf3998fd2019-08-02 09:44:25 -06008#include <env_internal.h>
Simon Glass94133872019-12-28 10:44:45 -07009#include <init.h>
Shengzhou Liu4d666682014-04-18 16:43:40 +080010#include <malloc.h>
11#include <ns16550.h>
12#include <nand.h>
13#include <i2c.h>
14#include <mmc.h>
15#include <fsl_esdhc.h>
16#include <spi_flash.h>
Simon Glassea022a32016-09-24 18:20:10 -060017#include "../common/spl.h"
Shengzhou Liu4d666682014-04-18 16:43:40 +080018
19DECLARE_GLOBAL_DATA_PTR;
20
21phys_size_t get_effective_memsize(void)
22{
23 return CONFIG_SYS_L3_SIZE;
24}
25
26unsigned long get_board_sys_clk(void)
27{
28 return CONFIG_SYS_CLK_FREQ;
29}
30
31unsigned long get_board_ddr_clk(void)
32{
33 return CONFIG_DDR_CLK_FREQ;
34}
35
36void board_init_f(ulong bootflag)
37{
38 u32 plat_ratio, sys_clk, ccb_clk;
39 ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
40
41 /* Memcpy existing GD at CONFIG_SPL_GD_ADDR */
42 memcpy((void *)CONFIG_SPL_GD_ADDR, (void *)gd, sizeof(gd_t));
43
44 /* Update GD pointer */
45 gd = (gd_t *)(CONFIG_SPL_GD_ADDR);
46
47 console_init_f();
48
49 /* initialize selected port with appropriate baud rate */
50 sys_clk = get_board_sys_clk();
51 plat_ratio = (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f;
52 ccb_clk = sys_clk * plat_ratio / 2;
53
54 NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
55 ccb_clk / 16 / CONFIG_BAUDRATE);
56
57#if defined(CONFIG_SPL_MMC_BOOT)
58 puts("\nSD boot...\n");
59#elif defined(CONFIG_SPL_SPI_BOOT)
60 puts("\nSPI boot...\n");
61#elif defined(CONFIG_SPL_NAND_BOOT)
62 puts("\nNAND boot...\n");
63#endif
64
65 relocate_code(CONFIG_SPL_RELOC_STACK, (gd_t *)CONFIG_SPL_GD_ADDR, 0x0);
66}
67
68void board_init_r(gd_t *gd, ulong dest_addr)
69{
Masahiro Yamadab75d8dc2020-06-26 15:13:33 +090070 struct bd_info *bd;
Shengzhou Liu4d666682014-04-18 16:43:40 +080071
Masahiro Yamadab75d8dc2020-06-26 15:13:33 +090072 bd = (struct bd_info *)(gd + sizeof(gd_t));
73 memset(bd, 0, sizeof(struct bd_info));
Shengzhou Liu4d666682014-04-18 16:43:40 +080074 gd->bd = bd;
75 bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR;
76 bd->bi_memsize = CONFIG_SYS_L3_SIZE;
77
Simon Glasscbcbf712017-01-23 13:31:22 -070078 arch_cpu_init();
Shengzhou Liu4d666682014-04-18 16:43:40 +080079 get_clocks();
80 mem_malloc_init(CONFIG_SPL_RELOC_MALLOC_ADDR,
81 CONFIG_SPL_RELOC_MALLOC_SIZE);
Sumit Garged4708a2016-05-25 12:41:48 -040082 gd->flags |= GD_FLG_FULL_MALLOC_INIT;
Shengzhou Liu4d666682014-04-18 16:43:40 +080083
84#ifdef CONFIG_SPL_NAND_BOOT
85 nand_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
Tom Rinia09fea12019-11-18 20:02:10 -050086 (uchar *)SPL_ENV_ADDR);
Shengzhou Liu4d666682014-04-18 16:43:40 +080087#endif
88#ifdef CONFIG_SPL_MMC_BOOT
89 mmc_initialize(bd);
90 mmc_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
Tom Rinia09fea12019-11-18 20:02:10 -050091 (uchar *)SPL_ENV_ADDR);
Shengzhou Liu4d666682014-04-18 16:43:40 +080092#endif
93#ifdef CONFIG_SPL_SPI_BOOT
Simon Glassea022a32016-09-24 18:20:10 -060094 fsl_spi_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
Tom Rinia09fea12019-11-18 20:02:10 -050095 (uchar *)SPL_ENV_ADDR);
Shengzhou Liu4d666682014-04-18 16:43:40 +080096#endif
97
Tom Rinia09fea12019-11-18 20:02:10 -050098 gd->env_addr = (ulong)(SPL_ENV_ADDR);
Simon Glass203e94f2017-08-03 12:21:56 -060099 gd->env_valid = ENV_VALID;
Shengzhou Liu4d666682014-04-18 16:43:40 +0800100
101 i2c_init_all();
102
Simon Glassf1683aa2017-04-06 12:47:05 -0600103 dram_init();
Shengzhou Liu4d666682014-04-18 16:43:40 +0800104
105#ifdef CONFIG_SPL_MMC_BOOT
106 mmc_boot();
107#elif defined(CONFIG_SPL_SPI_BOOT)
Simon Glassea022a32016-09-24 18:20:10 -0600108 fsl_spi_boot();
Shengzhou Liu4d666682014-04-18 16:43:40 +0800109#elif defined(CONFIG_SPL_NAND_BOOT)
110 nand_boot();
111#endif
112}