blob: 36c6800c566332ca9af93f986e18fafa7bae4755 [file] [log] [blame]
Pali Roháred407be2012-10-29 07:54:01 +00001/*
2 * (C) Copyright 2011-2012
3 * Pali Rohár <pali.rohar@gmail.com>
4 *
5 * (C) Copyright 2010
6 * Alistair Buxton <a.j.buxton@gmail.com>
7 *
8 * Derived from Beagle Board code:
9 * (C) Copyright 2006-2008
10 * Texas Instruments.
11 * Richard Woodruff <r-woodruff2@ti.com>
12 * Syed Mohammed Khasim <x0khasim@ti.com>
13 *
14 * Configuration settings for the Nokia RX-51 aka N900.
15 *
Wolfgang Denk1a459662013-07-08 09:37:19 +020016 * SPDX-License-Identifier: GPL-2.0+
Pali Roháred407be2012-10-29 07:54:01 +000017 */
18
19#ifndef __CONFIG_H
20#define __CONFIG_H
21
22/*
23 * High Level Configuration Options
24 */
25
26#define CONFIG_OMAP /* in a TI OMAP core */
27#define CONFIG_OMAP34XX /* which is a 34XX */
28#define CONFIG_OMAP3430 /* which is in a 3430 */
29#define CONFIG_OMAP3_RX51 /* working with RX51 */
30#define CONFIG_SYS_L2CACHE_OFF /* pretend there is no L2 CACHE */
31
32#define CONFIG_MACH_TYPE MACH_TYPE_NOKIA_RX51
33
34/*
35 * Nokia X-Loader loading secondary image to address 0x80400000
36 * NOLO loading boot image to random place, so it doesn't really
37 * matter what we set this to. We have to copy u-boot to this address
38 */
39#define CONFIG_SYS_TEXT_BASE 0x80008000
40
41#define CONFIG_SDRC /* The chip has SDRC controller */
42
43#include <asm/arch/cpu.h> /* get chip and board defs */
44#include <asm/arch/omap3.h>
45#include <asm/arch/mem.h>
46#include <linux/stringify.h>
47
48/*
49 * Display CPU and Board information
50 */
51#define CONFIG_DISPLAY_CPUINFO
52#define CONFIG_DISPLAY_BOARDINFO
53
54/* Clock Defines */
55#define V_OSCK 26000000 /* Clock output from T2 */
56#define V_SCLK (V_OSCK >> 1)
57
58#undef CONFIG_USE_IRQ /* no support for IRQs */
59#define CONFIG_MISC_INIT_R
60#define CONFIG_SKIP_LOWLEVEL_INIT /* X-Loader set everything up */
61
62#define CONFIG_CMDLINE_TAG /* enable passing kernel command line string */
63#define CONFIG_INITRD_TAG /* enable passing initrd */
64#define CONFIG_REVISION_TAG /* enable passing revision tag*/
65#define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */
66
67/*
68 * Size of malloc() pool
69 */
70#define CONFIG_ENV_SIZE (128 << 10)
71#define CONFIG_UBI_SIZE (512 << 10)
72#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + CONFIG_UBI_SIZE + \
73 (128 << 10))
74
75/*
76 * Hardware drivers
77 */
78
79/*
80 * NS16550 Configuration
81 */
82#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
83
84#define CONFIG_SYS_NS16550
85#define CONFIG_SYS_NS16550_SERIAL
86#define CONFIG_SYS_NS16550_REG_SIZE (-4)
87#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
88
89/*
90 * select serial console configuration
91 */
92#define CONFIG_CONS_INDEX 3
93#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
94#define CONFIG_SERIAL3 3 /* UART3 on RX-51 */
95
96/* allow to overwrite serial and ethaddr */
97#define CONFIG_ENV_OVERWRITE
98#define CONFIG_BAUDRATE 115200
99#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, 115200 }
100#define CONFIG_MMC
101#define CONFIG_GENERIC_MMC
102#define CONFIG_OMAP_HSMMC
103#define CONFIG_DOS_PARTITION
104
105/* USB */
106#define CONFIG_MUSB_UDC
107#define CONFIG_MUSB_HDC
108#define CONFIG_USB_OMAP3
109#define CONFIG_TWL4030_USB
110
111/* USB device configuration */
112#define CONFIG_USB_DEVICE
113#define CONFIG_USBD_VENDORID 0x0421
114#define CONFIG_USBD_PRODUCTID 0x01c8
115#define CONFIG_USBD_MANUFACTURER "Nokia"
116#define CONFIG_USBD_PRODUCT_NAME "N900"
117
118#define CONFIG_SYS_CONSOLE_IS_IN_ENV
119#define CONFIG_SYS_NO_FLASH
120
121/* commands to include */
122#include <config_cmd_default.h>
123
124#define CONFIG_CMD_EXT2 /* EXT2 Support */
125#define CONFIG_CMD_EXT4 /* EXT4 Support */
126#define CONFIG_CMD_FAT /* FAT support */
127
128#define CONFIG_CMD_I2C /* I2C serial bus support */
129#define CONFIG_CMD_MMC /* MMC support */
130#define CONFIG_CMD_GPIO /* Enable gpio command */
131
132#define CONFIG_CMDLINE_EDITING /* add command line history */
133#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
134
Pali Rohárd9993982013-03-07 05:15:19 +0000135#define CONFIG_CMD_BOOTMENU /* ANSI terminal Boot Menu */
Pali Roháred407be2012-10-29 07:54:01 +0000136#define CONFIG_CMD_CLEAR /* ANSI terminal clear screen command */
137
138#ifdef ONENAND_SUPPORT
139
140#define CONFIG_CMD_ONENAND /* ONENAND support */
141#define CONFIG_CMD_MTDPARTS /* mtd parts support */
142
143#ifdef UBIFS_SUPPORT
144#define CONFIG_CMD_UBI /* UBI Support */
145#define CONFIG_CMD_UBIFS /* UBIFS Support */
146#endif
147
148#endif
149
150/* commands not needed from config_cmd_default.h */
151#undef CONFIG_CMD_FPGA /* FPGA configuration Support */
152#undef CONFIG_CMD_IMI /* iminfo */
153#undef CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
154#undef CONFIG_CMD_NFS /* NFS support */
155#undef CONFIG_CMD_SAVEENV /* saveenv */
156#undef CONFIG_CMD_SETGETDCR /* DCR support on 4xx */
157
158#define CONFIG_OMAP3_SPI
159#define CONFIG_HARD_I2C
160#define CONFIG_SYS_I2C_SPEED 100000
161#define CONFIG_SYS_I2C_SLAVE 1
162#define CONFIG_DRIVER_OMAP34XX_I2C
163
164/*
165 * TWL4030
166 */
167#define CONFIG_TWL4030_POWER
168#define CONFIG_TWL4030_LED
169#define CONFIG_TWL4030_KEYPAD
170
171#define CONFIG_OMAP_GPIO
172#define GPIO_SLIDE 71
173
174/*
175 * Board ONENAND Info.
176 */
177
178#define PART1_NAME "bootloader"
179#define PART1_SIZE 128
180#define PART1_MULL 1024
181#define PART1_SUFF "k"
182#define PART1_OFFS 0x00000000
183#define PART1_MASK 0x00000003
184
185#define PART2_NAME "config"
186#define PART2_SIZE 384
187#define PART2_MULL 1024
188#define PART2_SUFF "k"
189#define PART2_OFFS 0x00020000
190#define PART2_MASK 0x00000000
191
192#define PART3_NAME "log"
193#define PART3_SIZE 256
194#define PART3_MULL 1024
195#define PART3_SUFF "k"
196#define PART3_OFFS 0x00080000
197#define PART3_MASK 0x00000000
198
199#define PART4_NAME "kernel"
200#define PART4_SIZE 2
201#define PART4_MULL 1024*1024
202#define PART4_SUFF "m"
203#define PART4_OFFS 0x000c0000
204#define PART4_MASK 0x00000000
205
206#define PART5_NAME "initfs"
207#define PART5_SIZE 2
208#define PART5_MULL 1024*1024
209#define PART5_SUFF "m"
210#define PART5_OFFS 0x002c0000
211#define PART5_MASK 0x00000000
212
213#define PART6_NAME "rootfs"
214#define PART6_SIZE 257280
215#define PART6_MULL 1024
216#define PART6_SUFF "k"
217#define PART6_OFFS 0x004c0000
218#define PART6_MASK 0x00000000
219
220#ifdef ONENAND_SUPPORT
221
222#define PISMO1_NAND_SIZE GPMC_SIZE_128M
223#define PISMO1_ONEN_SIZE GPMC_SIZE_128M
224#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
225#define CONFIG_MTD_DEVICE
226#define CONFIG_MTD_PARTITIONS
227
228#ifdef UBIFS_SUPPORT
229#define CONFIG_RBTREE
230#define CONFIG_LZO
231#endif
232
233#define MTDIDS_DEFAULT "onenand0=onenand"
234#define MTDPARTS_DEFAULT "mtdparts=onenand:" \
235 __stringify(PART1_SIZE) PART1_SUFF "(" PART1_NAME ")ro," \
236 __stringify(PART2_SIZE) PART2_SUFF "(" PART2_NAME ")," \
237 __stringify(PART3_SIZE) PART3_SUFF "(" PART3_NAME ")," \
238 __stringify(PART4_SIZE) PART4_SUFF "(" PART4_NAME ")," \
239 __stringify(PART5_SIZE) PART5_SUFF "(" PART5_NAME ")," \
240 "-(" PART6_NAME ")"
241
242#endif
243
244/* Watchdog support */
245#define CONFIG_HW_WATCHDOG
246
247/*
248 * Framebuffer
249 */
250/* Video console */
251#define CONFIG_VIDEO
252#define CONFIG_CFB_CONSOLE
253#define CONFIG_CFB_CONSOLE_ANSI /* Enable ANSI escape codes in framebuffer */
254#define CONFIG_VIDEO_LOGO
255#define VIDEO_FB_16BPP_PIXEL_SWAP
256#define VIDEO_FB_16BPP_WORD_SWAP
257#define CONFIG_VIDEO_SW_CURSOR
258#define CONFIG_SPLASH_SCREEN
259
260/* functions for cfb_console */
261#define VIDEO_KBD_INIT_FCT rx51_kp_init()
262#define VIDEO_TSTC_FCT rx51_kp_tstc
263#define VIDEO_GETC_FCT rx51_kp_getc
264#ifndef __ASSEMBLY__
265int rx51_kp_init(void);
266int rx51_kp_tstc(void);
267int rx51_kp_getc(void);
268#endif
269
270#ifndef MTDPARTS_DEFAULT
271#define MTDPARTS_DEFAULT
272#endif
273
274/* Environment information */
Pali Roháred407be2012-10-29 07:54:01 +0000275#define CONFIG_EXTRA_ENV_SETTINGS \
276 "mtdparts=" MTDPARTS_DEFAULT "\0" \
277 "usbtty=cdc_acm\0" \
278 "stdin=vga\0" \
279 "stdout=vga\0" \
280 "stderr=vga\0" \
281 "setcon=setenv stdin ${con};" \
282 "setenv stdout ${con};" \
283 "setenv stderr ${con}\0" \
284 "sercon=setenv con serial; run setcon\0" \
285 "usbcon=setenv con usbtty; run setcon\0" \
286 "vgacon=setenv con vga; run setcon\0" \
287 "slide=gpio input " __stringify(GPIO_SLIDE) "\0" \
288 "switchmmc=mmc dev ${mmcnum}\0" \
289 "kernaddr=0x82008000\0" \
290 "initrdaddr=0x84008000\0" \
291 "scriptaddr=0x86008000\0" \
292 "fileload=${mmctype}load mmc ${mmcnum}:${mmcpart} " \
293 "${loadaddr} ${mmcfile}\0" \
294 "kernload=setenv loadaddr ${kernaddr};" \
295 "setenv mmcfile ${mmckernfile};" \
296 "run fileload\0" \
297 "initrdload=setenv loadaddr ${initrdaddr};" \
298 "setenv mmcfile ${mmcinitrdfile};" \
299 "run fileload\0" \
300 "scriptload=setenv loadaddr ${scriptaddr};" \
301 "setenv mmcfile ${mmcscriptfile};" \
302 "run fileload\0" \
303 "scriptboot=echo Running ${mmcscriptfile} from mmc " \
304 "${mmcnum}:${mmcpart} ...; source ${scriptaddr}\0" \
305 "kernboot=echo Booting ${mmckernfile} from mmc " \
306 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr}\0" \
307 "kerninitrdboot=echo Booting ${mmckernfile} ${mmcinitrdfile} from mmc "\
308 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr} ${initrdaddr}\0" \
309 "attachboot=echo Booting attached kernel image ...;" \
310 "setenv setup_omap_atag 1;" \
311 "bootm ${attkernaddr};" \
312 "setenv setup_omap_atag\0" \
313 "trymmcscriptboot=if run switchmmc; then " \
314 "if run scriptload; then " \
315 "run scriptboot;" \
316 "fi;" \
317 "fi\0" \
318 "trymmckernboot=if run switchmmc; then " \
319 "if run kernload; then " \
320 "run kernboot;" \
321 "fi;" \
322 "fi\0" \
323 "trymmckerninitrdboot=if run switchmmc; then " \
324 "if run initrdload; then " \
325 "if run kernload; then " \
326 "run kerninitrdboot;" \
327 "fi;" \
328 "fi; " \
329 "fi\0" \
330 "trymmcpartboot=setenv mmcscriptfile boot.scr; run trymmcscriptboot;" \
331 "setenv mmckernfile uImage; run trymmckernboot\0" \
332 "trymmcallpartboot=setenv mmcpart 1; run trymmcpartboot;" \
333 "setenv mmcpart 2; run trymmcpartboot;" \
334 "setenv mmcpart 3; run trymmcpartboot;" \
335 "setenv mmcpart 4; run trymmcpartboot\0" \
336 "trymmcboot=if run switchmmc; then " \
337 "setenv mmctype fat;" \
338 "run trymmcallpartboot;" \
339 "setenv mmctype ext2;" \
340 "run trymmcallpartboot;" \
341 "setenv mmctype ext4;" \
342 "run trymmcallpartboot;" \
343 "fi\0" \
344 "emmcboot=setenv mmcnum 1; run trymmcboot\0" \
345 "sdboot=setenv mmcnum 0; run trymmcboot\0" \
Pali Rohárd9993982013-03-07 05:15:19 +0000346 "menucmd=bootmenu\0" \
347 "bootmenu_0=Attached kernel=run attachboot\0" \
348 "bootmenu_1=Internal eMMC=run emmcboot\0" \
349 "bootmenu_2=External SD card=run sdboot\0" \
350 "bootmenu_3=U-Boot boot order=boot\0" \
351 "bootmenu_delay=30\0" \
Pali Roháred407be2012-10-29 07:54:01 +0000352 ""
353
354#define CONFIG_PREBOOT \
Pali Rohárd9993982013-03-07 05:15:19 +0000355 "setenv mmcnum 1; setenv mmcpart 1;" \
356 "setenv mmcscriptfile bootmenu.scr;" \
357 "if run switchmmc; then " \
358 "setenv mmcdone true;" \
359 "setenv mmctype fat;" \
360 "if run scriptload; then true; else " \
361 "setenv mmctype ext2;" \
362 "if run scriptload; then true; else " \
363 "setenv mmctype ext4;" \
364 "if run scriptload; then true; else " \
365 "setenv mmcdone false;" \
366 "fi;" \
367 "fi;" \
368 "fi;" \
369 "if ${mmcdone}; then " \
370 "run scriptboot;" \
371 "fi;" \
372 "fi;" \
373 "if run slide; then true; else " \
374 "setenv bootmenu_delay 0;" \
375 "setenv bootdelay 0;" \
376 "fi"
377
378#define CONFIG_POSTBOOTMENU \
379 "echo;" \
Pali Roháred407be2012-10-29 07:54:01 +0000380 "echo Extra commands:;" \
381 "echo run sercon - Use serial port for control.;" \
382 "echo run usbcon - Use usbtty for control.;" \
383 "echo run vgacon - Use framebuffer/keyboard.;" \
384 "echo run sdboot - Boot from SD card slot.;" \
385 "echo run emmcboot - Boot internal eMMC memory.;" \
386 "echo run attachboot - Boot attached kernel image.;" \
387 "echo"
388
389#define CONFIG_BOOTCOMMAND \
390 "run sdboot;" \
391 "run emmcboot;" \
392 "run attachboot;" \
393 "echo"
394
Pali Rohárd9993982013-03-07 05:15:19 +0000395#define CONFIG_BOOTDELAY 30
396#define CONFIG_AUTOBOOT_KEYED
397#define CONFIG_MENU
398#define CONFIG_MENU_SHOW
399
Pali Roháred407be2012-10-29 07:54:01 +0000400/*
401 * Miscellaneous configurable options
402 */
403#define CONFIG_SYS_LONGHELP /* undef to save memory */
404#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
405#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
406#define CONFIG_SYS_PROMPT "Nokia RX-51 # "
407#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
408/* Print Buffer Size */
409#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
410 sizeof(CONFIG_SYS_PROMPT) + 16)
411#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
412/* Boot Argument Buffer Size */
413#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
414
415#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
416#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + 0x01F00000)/*31MB*/
417
418/* default load address */
419#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
420
421/*
422 * OMAP3 has 12 GP timers, they can be driven by the system clock
423 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
424 * This rate is divided by a local divisor.
425 */
426#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
427#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
428#define CONFIG_SYS_HZ 1000
429
430/*
431 * Stack sizes
432 *
433 * The stack sizes are set up in start.S using the settings below
434 */
435#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
436
437/*
438 * Physical Memory Map
439 */
440#define CONFIG_NR_DRAM_BANKS 2
441#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
442
443/*
444 * FLASH and environment organization
445 */
446
447#define CONFIG_ENV_IS_NOWHERE
448
449#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
450#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
451#define CONFIG_SYS_INIT_RAM_SIZE 0x800
452#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
453 CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
454
455/*
456 * Attached kernel image
457 */
458
459#define SDRAM_SIZE 0x10000000 /* 256 MB */
460#define SDRAM_END (CONFIG_SYS_SDRAM_BASE + SDRAM_SIZE)
461
462#define IMAGE_MAXSIZE 0x1FF800 /* 2 MB - 2 kB */
463#define KERNEL_OFFSET 0x40000 /* 256 kB */
464#define KERNEL_MAXSIZE (IMAGE_MAXSIZE-KERNEL_OFFSET)
465#define KERNEL_ADDRESS (SDRAM_END-KERNEL_MAXSIZE)
466
467/* Reserve protected RAM for attached kernel */
468#define CONFIG_PRAM ((KERNEL_MAXSIZE >> 10)+1)
469
470#endif /* __CONFIG_H */