blob: 0a3d24236f08edd8a0f94eaeba10bb9bc1b9a449 [file] [log] [blame]
Paul Kocialkowski02579302015-07-20 15:17:11 +02001/*
Paul Kocialkowski39af3d82016-02-07 16:50:50 +01002 * LG Optimus Black codename sniper config
Paul Kocialkowski02579302015-07-20 15:17:11 +02003 *
4 * Copyright (C) 2015 Paul Kocialkowski <contact@paulk.fr>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12#include <asm/arch/cpu.h>
13#include <asm/arch/omap.h>
14
15/*
16 * CPU
17 */
18
Paul Kocialkowski02579302015-07-20 15:17:11 +020019#define CONFIG_ARM_ARCH_CP15_ERRATA
20#define CONFIG_ARM_ERRATA_454179
21#define CONFIG_ARM_ERRATA_430973
22#define CONFIG_ARM_ERRATA_621766
23
24/*
25 * Platform
26 */
27
28#define CONFIG_OMAP
Paul Kocialkowski02579302015-07-20 15:17:11 +020029
30/*
31 * Board
32 */
33
Paul Kocialkowski957efd42015-07-20 15:17:12 +020034#define CONFIG_MISC_INIT_R
Paul Kocialkowski02579302015-07-20 15:17:11 +020035
36/*
37 * Clocks
38 */
39
40#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
41#define CONFIG_SYS_PTV 2
42
43#define V_NS16550_CLK 48000000
44#define V_OSCK 26000000
45#define V_SCLK (V_OSCK >> 1)
46
47/*
48 * DRAM
49 */
50
51#define CONFIG_SDRC
52#define CONFIG_NR_DRAM_BANKS 2
53#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
54#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
55
56/*
57 * Memory
58 */
59
60#define CONFIG_SYS_TEXT_BASE 0x80100000
Paul Kocialkowski23a004a2016-02-26 13:18:47 +010061#define CONFIG_SYS_SDRAM_BASE 0x80000000
62#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
Paul Kocialkowski02579302015-07-20 15:17:11 +020063 GENERATED_GBL_DATA_SIZE)
64
65#define CONFIG_SYS_MALLOC_LEN (1024 * 1024 + CONFIG_ENV_SIZE)
66
67/*
68 * GPIO
69 */
70
71#define CONFIG_OMAP_GPIO
72#define CONFIG_OMAP3_GPIO_2
73#define CONFIG_OMAP3_GPIO_3
74#define CONFIG_OMAP3_GPIO_4
75#define CONFIG_OMAP3_GPIO_5
76#define CONFIG_OMAP3_GPIO_6
77
78/*
79 * I2C
80 */
81
82#define CONFIG_SYS_I2C
83#define CONFIG_SYS_OMAP24_I2C_SPEED 400000
84#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
85#define CONFIG_SYS_I2C_OMAP34XX
86#define CONFIG_I2C_MULTI_BUS
87
Paul Kocialkowski02579302015-07-20 15:17:11 +020088/*
89 * Flash
90 */
91
92#define CONFIG_SYS_NO_FLASH
93
94/*
95 * MMC
96 */
97
Paul Kocialkowski23a004a2016-02-26 13:18:47 +010098#define CONFIG_GENERIC_MMC
Paul Kocialkowski02579302015-07-20 15:17:11 +020099#define CONFIG_OMAP_HSMMC
100
Paul Kocialkowski02579302015-07-20 15:17:11 +0200101/*
102 * Power
103 */
104
105#define CONFIG_TWL4030_POWER
106
107/*
108 * Input
109 */
110
111#define CONFIG_TWL4030_INPUT
112
113/*
114 * Partitions
115 */
116
117#define CONFIG_PARTITION_UUIDS
Paul Kocialkowski02579302015-07-20 15:17:11 +0200118#define CONFIG_CMD_PART
119
120/*
Paul Kocialkowski02579302015-07-20 15:17:11 +0200121 * SPL
122 */
123
124#define CONFIG_SPL_FRAMEWORK
125
126#define CONFIG_SPL_TEXT_BASE 0x40200000
Tom Rinifa2f81b2016-08-26 13:30:43 -0400127#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
128 CONFIG_SPL_TEXT_BASE)
Paul Kocialkowski02579302015-07-20 15:17:11 +0200129#define CONFIG_SPL_BSS_START_ADDR 0x80000000
130#define CONFIG_SPL_BSS_MAX_SIZE (512 * 1024)
131#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
132#define CONFIG_SYS_SPL_MALLOC_SIZE (1024 * 1024)
133#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
134
Tom Rini983e3702016-11-07 21:34:54 -0500135#define CONFIG_SPL_LDSCRIPT "arch/arm/mach-omap2/u-boot-spl.lds"
Paul Kocialkowski02579302015-07-20 15:17:11 +0200136#define CONFIG_SPL_BOARD_INIT
137
Paul Kocialkowski02579302015-07-20 15:17:11 +0200138#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION 2
139
140#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
141#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
142
Paul Kocialkowski02579302015-07-20 15:17:11 +0200143#define CONFIG_AUTO_COMPLETE
144
Paul Kocialkowski02579302015-07-20 15:17:11 +0200145#define CONFIG_SYS_LONGHELP
Paul Kocialkowski02579302015-07-20 15:17:11 +0200146
147#define CONFIG_SYS_MAXARGS 16
148#define CONFIG_SYS_CBSIZE 512
149#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) \
150 + 16)
151
152/*
153 * Serial
154 */
155
Thomas Chou4fb60552015-11-19 21:48:13 +0800156#ifdef CONFIG_SPL_BUILD
Paul Kocialkowski02579302015-07-20 15:17:11 +0200157#define CONFIG_SYS_NS16550_SERIAL
158#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Paul Kocialkowski02579302015-07-20 15:17:11 +0200159#endif
160
Thomas Chouc7b96862015-11-19 21:48:12 +0800161#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Paul Kocialkowski02579302015-07-20 15:17:11 +0200162#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
163#define CONFIG_CONS_INDEX 3
Paul Kocialkowski02579302015-07-20 15:17:11 +0200164
165#define CONFIG_BAUDRATE 115200
166#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, \
167 115200 }
168
169/*
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200170 * USB gadget
171 */
172
173#define CONFIG_USB_MUSB_PIO_ONLY
174#define CONFIG_USB_MUSB_OMAP2PLUS
175#define CONFIG_TWL4030_USB
176
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200177/*
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200178 * Fastboot
179 */
180
181#define CONFIG_USB_FUNCTION_FASTBOOT
182
183#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
184#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
185
186#define CONFIG_FASTBOOT_FLASH
187#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
188
189#define CONFIG_CMD_FASTBOOT
190
191/*
Paul Kocialkowski02579302015-07-20 15:17:11 +0200192 * Environment
193 */
194
195#define CONFIG_ENV_SIZE (128 * 1024)
196#define CONFIG_ENV_IS_NOWHERE
197
198#define CONFIG_ENV_OVERWRITE
199
200#define CONFIG_EXTRA_ENV_SETTINGS \
201 "kernel_addr_r=0x82000000\0" \
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100202 "loadaddr=0x82000000\0" \
203 "fdt_addr_r=0x88000000\0" \
204 "fdtaddr=0x88000000\0" \
205 "ramdisk_addr_r=0x88080000\0" \
206 "pxefile_addr_r=0x80100000\0" \
207 "scriptaddr=0x80000000\0" \
208 "bootm_size=0x10000000\0" \
Paul Kocialkowski02579302015-07-20 15:17:11 +0200209 "boot_mmc_dev=0\0" \
210 "kernel_mmc_part=3\0" \
211 "recovery_mmc_part=4\0" \
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100212 "fdtfile=omap3-sniper.dtb\0" \
213 "bootfile=/boot/extlinux/extlinux.conf\0" \
Paul Kocialkowski5fcbca52016-03-29 14:16:21 +0200214 "bootargs=console=ttyO2,115200 vram=5M,0x9FA00000 omapfb.vram=0:5M\0"
Paul Kocialkowski02579302015-07-20 15:17:11 +0200215
216/*
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100217 * ATAGs
Paul Kocialkowski02579302015-07-20 15:17:11 +0200218 */
219
Paul Kocialkowski02579302015-07-20 15:17:11 +0200220#define CONFIG_SETUP_MEMORY_TAGS
221#define CONFIG_CMDLINE_TAG
222#define CONFIG_INITRD_TAG
223#define CONFIG_REVISION_TAG
Paul Kocialkowski9f4e1e92015-07-20 15:17:14 +0200224#define CONFIG_SERIAL_TAG
Paul Kocialkowski02579302015-07-20 15:17:11 +0200225
226/*
227 * Boot
228 */
229
230#define CONFIG_SYS_LOAD_ADDR 0x82000000
Paul Kocialkowski02579302015-07-20 15:17:11 +0200231
232#define CONFIG_ANDROID_BOOT_IMAGE
233
234#define CONFIG_BOOTCOMMAND \
235 "setenv boot_mmc_part ${kernel_mmc_part}; " \
Paul Kocialkowski957efd42015-07-20 15:17:12 +0200236 "if test reboot-${reboot-mode} = reboot-r; then " \
237 "echo recovery; setenv boot_mmc_part ${recovery_mmc_part}; fi; " \
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200238 "if test reboot-${reboot-mode} = reboot-b; then " \
239 "echo fastboot; fastboot 0; fi; " \
Paul Kocialkowski02579302015-07-20 15:17:11 +0200240 "part start mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_start; " \
241 "part size mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_size; " \
242 "mmc dev ${boot_mmc_dev}; " \
243 "mmc read ${kernel_addr_r} ${boot_mmc_start} ${boot_mmc_size} && " \
244 "bootm ${kernel_addr_r};"
245
246/*
247 * Defaults
248 */
249
250#include <config_defaults.h>
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100251#include <config_distro_defaults.h>
Paul Kocialkowski02579302015-07-20 15:17:11 +0200252
253#endif