blob: 3d59454eb96709dccfd6d5e61a8ba9c075e8c261 [file] [log] [blame]
stroese13fdf8a2003-09-12 08:55:18 +00001/*
2 * (C) Copyright 2001-2003
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_405EP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000037#define CONFIG_4xx 1 /* ...member of PPC4xx family */
38#define CONFIG_PLU405 1 /* ...on a PLU405 board */
stroese13fdf8a2003-09-12 08:55:18 +000039
wdenkc837dcb2004-01-20 23:12:12 +000040#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
41#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
stroese13fdf8a2003-09-12 08:55:18 +000042
stroesea20b27a2004-12-16 18:05:42 +000043#define CONFIG_SYS_CLK_FREQ 33333400 /* external frequency to pll */
stroese13fdf8a2003-09-12 08:55:18 +000044
45#define CONFIG_BAUDRATE 9600
stroese13fdf8a2003-09-12 08:55:18 +000046
47#undef CONFIG_BOOTARGS
stroesea20b27a2004-12-16 18:05:42 +000048#undef CONFIG_BOOTCOMMAND
stroese13fdf8a2003-09-12 08:55:18 +000049
stroesea20b27a2004-12-16 18:05:42 +000050#define CONFIG_PREBOOT /* enable preboot variable */
51
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020052#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
stroese13fdf8a2003-09-12 08:55:18 +000053
stroesea20b27a2004-12-16 18:05:42 +000054#define CONFIG_NET_MULTI 1
Matthias Fuchsf9fc6a52007-03-07 15:32:01 +010055#undef CONFIG_HAS_ETH1
stroesea20b27a2004-12-16 18:05:42 +000056
Ben Warren96e21f82008-10-27 23:50:15 -070057#define CONFIG_PPC4xx_EMAC
stroese13fdf8a2003-09-12 08:55:18 +000058#define CONFIG_MII 1 /* MII PHY management */
wdenkc837dcb2004-01-20 23:12:12 +000059#define CONFIG_PHY_ADDR 0 /* PHY address */
stroesea20b27a2004-12-16 18:05:42 +000060#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +020061#define CONFIG_RESET_PHY_R 1 /* use reset_phy() */
stroesea20b27a2004-12-16 18:05:42 +000062
63#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/
stroese13fdf8a2003-09-12 08:55:18 +000064
Jon Loeligeracf02692007-07-08 14:49:44 -050065
66/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -050067 * BOOTP options
68 */
69#define CONFIG_BOOTP_BOOTFILESIZE
70#define CONFIG_BOOTP_BOOTPATH
71#define CONFIG_BOOTP_GATEWAY
72#define CONFIG_BOOTP_HOSTNAME
73
74
75/*
Jon Loeligeracf02692007-07-08 14:49:44 -050076 * Command line configuration.
77 */
78#include <config_cmd_default.h>
79
80#define CONFIG_CMD_DHCP
81#define CONFIG_CMD_PCI
82#define CONFIG_CMD_IRQ
83#define CONFIG_CMD_IDE
84#define CONFIG_CMD_FAT
85#define CONFIG_CMD_ELF
86#define CONFIG_CMD_NAND
87#define CONFIG_CMD_DATE
88#define CONFIG_CMD_I2C
89#define CONFIG_CMD_MII
90#define CONFIG_CMD_PING
91#define CONFIG_CMD_EEPROM
Matthias Fuchs17e65c22008-09-02 11:35:56 +020092#define CONFIG_CMD_USB
Jon Loeligeracf02692007-07-08 14:49:44 -050093
Matthias Fuchs3bc10542008-09-02 11:34:36 +020094#define CONFIG_OF_LIBFDT
95#define CONFIG_OF_BOARD_SETUP
stroese13fdf8a2003-09-12 08:55:18 +000096
97#define CONFIG_MAC_PARTITION
98#define CONFIG_DOS_PARTITION
99
stroesea20b27a2004-12-16 18:05:42 +0000100#define CONFIG_SUPPORT_VFAT
101
wdenkc837dcb2004-01-20 23:12:12 +0000102#undef CONFIG_WATCHDOG /* watchdog disabled */
stroese13fdf8a2003-09-12 08:55:18 +0000103
wdenkc837dcb2004-01-20 23:12:12 +0000104#define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000106
wdenkc837dcb2004-01-20 23:12:12 +0000107#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
stroese13fdf8a2003-09-12 08:55:18 +0000108
109/*
110 * Miscellaneous configurable options
111 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#define CONFIG_SYS_LONGHELP /* undef to save memory */
113#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
stroese13fdf8a2003-09-12 08:55:18 +0000114
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
116#ifdef CONFIG_SYS_HUSH_PARSER
117#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
stroese13fdf8a2003-09-12 08:55:18 +0000118#endif
119
Jon Loeligeracf02692007-07-08 14:49:44 -0500120#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000122#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000124#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200125#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
126#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
127#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000128
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
stroese13fdf8a2003-09-12 08:55:18 +0000130
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
stroese13fdf8a2003-09-12 08:55:18 +0000132
stroesea20b27a2004-12-16 18:05:42 +0000133#define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
134
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
136#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
stroese13fdf8a2003-09-12 08:55:18 +0000137
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_BASE_BAUD 691200
wdenkc837dcb2004-01-20 23:12:12 +0000140#undef CONFIG_UART1_CONSOLE /* define for uart1 as console */
stroese13fdf8a2003-09-12 08:55:18 +0000141
142/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_BAUDRATE_TABLE \
stroese13fdf8a2003-09-12 08:55:18 +0000144 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
145 57600, 115200, 230400, 460800, 921600 }
146
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
148#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
stroese13fdf8a2003-09-12 08:55:18 +0000149
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
stroese13fdf8a2003-09-12 08:55:18 +0000151
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200152#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
stroese13fdf8a2003-09-12 08:55:18 +0000153#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
stroesea20b27a2004-12-16 18:05:42 +0000154#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
155
156/* Only interrupt boot if space is pressed */
157/* If a long serial cable is connected but */
158/* other end is dead, garbage will be read */
Stefan Roesef2302d42008-08-06 14:05:38 +0200159#define CONFIG_AUTOBOOT_KEYED 1
160#define CONFIG_AUTOBOOT_PROMPT \
161 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
stroesea20b27a2004-12-16 18:05:42 +0000162#undef CONFIG_AUTOBOOT_DELAY_STR
163#define CONFIG_AUTOBOOT_STOP_STR " "
stroese13fdf8a2003-09-12 08:55:18 +0000164
wdenkc837dcb2004-01-20 23:12:12 +0000165#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
stroese13fdf8a2003-09-12 08:55:18 +0000166
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
stroese13fdf8a2003-09-12 08:55:18 +0000168
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200169/*
stroese13fdf8a2003-09-12 08:55:18 +0000170 * NAND-FLASH stuff
stroese13fdf8a2003-09-12 08:55:18 +0000171 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE}
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
Matthias Fuchsbd84ee42007-07-09 10:10:06 +0200174#define NAND_BIG_DELAY_US 25
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100175
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */
177#define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
178#define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
179#define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
stroese13fdf8a2003-09-12 08:55:18 +0000180
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181#define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */
182#define CONFIG_SYS_NAND_QUIET 1
stroesea20b27a2004-12-16 18:05:42 +0000183
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200184/*
stroese13fdf8a2003-09-12 08:55:18 +0000185 * PCI stuff
stroese13fdf8a2003-09-12 08:55:18 +0000186 */
stroesea20b27a2004-12-16 18:05:42 +0000187#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
188#define PCI_HOST_FORCE 1 /* configure as pci host */
189#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
stroese13fdf8a2003-09-12 08:55:18 +0000190
stroesea20b27a2004-12-16 18:05:42 +0000191#define CONFIG_PCI /* include pci support */
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200192#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
stroesea20b27a2004-12-16 18:05:42 +0000193#define CONFIG_PCI_PNP /* do pci plug-and-play */
194 /* resource configuration */
stroese13fdf8a2003-09-12 08:55:18 +0000195
stroesea20b27a2004-12-16 18:05:42 +0000196#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
stroese13fdf8a2003-09-12 08:55:18 +0000197
stroesea20b27a2004-12-16 18:05:42 +0000198#define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/
199
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200200#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
201#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
202#define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
203#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
204#define CONFIG_SYS_PCI_PTM1MS 0xf8000001 /* 128MB, enable hard-wired to 1 */
205#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
206#define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
207#define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
208#define CONFIG_SYS_PCI_PTM2PCI 0x08000000 /* Host: use this pci address */
stroese13fdf8a2003-09-12 08:55:18 +0000209
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200210/*
stroese13fdf8a2003-09-12 08:55:18 +0000211 * IDE/ATA stuff
stroese13fdf8a2003-09-12 08:55:18 +0000212 */
wdenkc837dcb2004-01-20 23:12:12 +0000213#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
214#undef CONFIG_IDE_LED /* no led for ide supported */
stroese13fdf8a2003-09-12 08:55:18 +0000215#define CONFIG_IDE_RESET 1 /* reset for ide supported */
216
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE busses */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200218/* max. 1 drives per IDE bus */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*1)
stroese13fdf8a2003-09-12 08:55:18 +0000220
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200221#define CONFIG_SYS_ATA_BASE_ADDR 0xF0100000
222#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
stroese13fdf8a2003-09-12 08:55:18 +0000223
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
225#define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register access */
226#define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
stroese13fdf8a2003-09-12 08:55:18 +0000227
228/*
229 * For booting Linux, the board info and command line data
230 * have to be in the first 8 MB of memory, since this is
231 * the maximum mapped by the Linux kernel during initialization.
232 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200234
235/*
stroese13fdf8a2003-09-12 08:55:18 +0000236 * FLASH organization
237 */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200238#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
stroese13fdf8a2003-09-12 08:55:18 +0000239
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
241#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
stroese13fdf8a2003-09-12 08:55:18 +0000242
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
244#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
stroese13fdf8a2003-09-12 08:55:18 +0000245
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
247#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st addr for flash config cycles */
248#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd addr for flash config cycles */
stroese13fdf8a2003-09-12 08:55:18 +0000249/*
250 * The following defines are added for buggy IOP480 byte interface.
251 * All other boards should use the standard values (CPCI405 etc.)
252 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253#define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
254#define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
255#define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
stroese13fdf8a2003-09-12 08:55:18 +0000256
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200257#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector */
stroese13fdf8a2003-09-12 08:55:18 +0000258
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200259/*
stroese13fdf8a2003-09-12 08:55:18 +0000260 * Start addresses for the final memory configuration
261 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200262 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
stroese13fdf8a2003-09-12 08:55:18 +0000263 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_SDRAM_BASE 0x00000000
Matthias Fuchs985edac2009-10-27 12:19:11 +0100265#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_MONITOR_BASE
266#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
267#define CONFIG_SYS_MONITOR_LEN (~(TEXT_BASE) + 1)
268#define CONFIG_SYS_MALLOC_LEN (1024 << 10)
stroese13fdf8a2003-09-12 08:55:18 +0000269
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200270/*
stroese13fdf8a2003-09-12 08:55:18 +0000271 * Environment Variable setup
272 */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200273#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200274#define CONFIG_ENV_OFFSET 0x100 /* reseve 0x100 bytes for strapping */
275#define CONFIG_ENV_SIZE 0x700
stroese13fdf8a2003-09-12 08:55:18 +0000276
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200277/*
278 * I2C EEPROM (24WC16) for environment
stroese13fdf8a2003-09-12 08:55:18 +0000279 */
280#define CONFIG_HARD_I2C /* I2c with hardware support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200281#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
282#define CONFIG_SYS_I2C_SLAVE 0x7F
stroese13fdf8a2003-09-12 08:55:18 +0000283
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200284#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM 24WC16 */
285#define CONFIG_SYS_EEPROM_WREN 1
Matthias Fuchsbd84ee42007-07-09 10:10:06 +0200286
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200287/* 24WC16 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200288#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200289/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200290#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
291#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The 24WC16 has */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200292 /* 16 byte page write mode using */
293 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200294#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
stroese13fdf8a2003-09-12 08:55:18 +0000295
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200296/*
stroese13fdf8a2003-09-12 08:55:18 +0000297 * External Bus Controller (EBC) Setup
298 */
Matthias Fuchsbe0db3e2009-10-26 09:58:45 +0100299#define CAN0_BA 0xF0000000 /* CAN0 Base Address */
300#define CAN1_BA 0xF0000100 /* CAN1 Base Address */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200301#define DUART0_BA 0xF0000400 /* DUART Base Address */
302#define DUART1_BA 0xF0000408 /* DUART Base Address */
303#define RTC_BA 0xF0000500 /* RTC Base Address */
304#define VGA_BA 0xF1000000 /* Epson VGA Base Address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200305#define CONFIG_SYS_NAND_BASE 0xF4000000 /* NAND FLASH Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000306
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200307/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
308/* TWT=16,CSN=1,OEN=1,WBN=1,WBF=1,TH=4,SOR=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_EBC_PB0AP 0x92015480
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200310/* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200311#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000
stroese13fdf8a2003-09-12 08:55:18 +0000312
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200313/* Memory Bank 1 (Flash Bank 1, NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200314#define CONFIG_SYS_EBC_PB1AP 0x92015480
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200315/* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200316#define CONFIG_SYS_EBC_PB1CR 0xF4018000
stroese13fdf8a2003-09-12 08:55:18 +0000317
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200318/* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */
319/* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200320#define CONFIG_SYS_EBC_PB2AP 0x010053C0
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200321/* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200322#define CONFIG_SYS_EBC_PB2CR 0xF0018000
stroese13fdf8a2003-09-12 08:55:18 +0000323
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200324/* Memory Bank 3 (16 Bit Peripheral: FPGA internal, dig. IO) initialization */
325/* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200326#define CONFIG_SYS_EBC_PB3AP 0x010053C0
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200327/* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200328#define CONFIG_SYS_EBC_PB3CR 0xF011A000
stroese13fdf8a2003-09-12 08:55:18 +0000329
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200330/*
stroese13fdf8a2003-09-12 08:55:18 +0000331 * FPGA stuff
332 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200333#define CONFIG_SYS_FPGA_BASE_ADDR 0xF0100100 /* FPGA internal Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000334
335/* FPGA internal regs */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200336#define CONFIG_SYS_FPGA_CTRL 0x000
stroese13fdf8a2003-09-12 08:55:18 +0000337
338/* FPGA Control Reg */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200339#define CONFIG_SYS_FPGA_CTRL_CF_RESET 0x0001
340#define CONFIG_SYS_FPGA_CTRL_WDI 0x0002
341#define CONFIG_SYS_FPGA_CTRL_PS2_RESET 0x0020
stroese13fdf8a2003-09-12 08:55:18 +0000342
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
344#define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
stroese13fdf8a2003-09-12 08:55:18 +0000345
346/* FPGA program pin configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200347#define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
348#define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
349#define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
350#define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
351#define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
stroese13fdf8a2003-09-12 08:55:18 +0000352
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200353/*
stroese13fdf8a2003-09-12 08:55:18 +0000354 * Definitions for initial stack pointer and data area (in data cache)
355 */
356/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200357#define CONFIG_SYS_TEMP_STACK_OCM 1
stroese13fdf8a2003-09-12 08:55:18 +0000358
359/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200360#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
361#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
362#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
363#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */
stroese13fdf8a2003-09-12 08:55:18 +0000364
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200365#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
366#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
367#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
stroese13fdf8a2003-09-12 08:55:18 +0000368
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200369/*
stroese13fdf8a2003-09-12 08:55:18 +0000370 * Definitions for GPIO setup (PPC405EP specific)
371 *
wdenkc837dcb2004-01-20 23:12:12 +0000372 * GPIO0[0] - External Bus Controller BLAST output
373 * GPIO0[1-9] - Instruction trace outputs -> GPIO
stroese13fdf8a2003-09-12 08:55:18 +0000374 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
375 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
376 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
377 * GPIO0[24-27] - UART0 control signal inputs/outputs
378 * GPIO0[28-29] - UART1 data signal input/output
379 * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs
380 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200381#define CONFIG_SYS_GPIO0_OSRH 0x00000550
382#define CONFIG_SYS_GPIO0_OSRL 0x00000110
383#define CONFIG_SYS_GPIO0_ISR1H 0x00000000
384#define CONFIG_SYS_GPIO0_ISR1L 0x15555445
385#define CONFIG_SYS_GPIO0_TSRH 0x00000000
386#define CONFIG_SYS_GPIO0_TSRL 0x00000000
387#define CONFIG_SYS_GPIO0_TCR 0x77FE0014
stroese13fdf8a2003-09-12 08:55:18 +0000388
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200389#define CONFIG_SYS_DUART_RST (0x80000000 >> 14)
390#define CONFIG_SYS_EEPROM_WP (0x80000000 >> 0)
stroese13fdf8a2003-09-12 08:55:18 +0000391
392/*
393 * Internal Definitions
394 *
395 * Boot Flags
396 */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200397#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
398#define BOOTFLAG_WARM 0x02 /* Software reboot */
stroese13fdf8a2003-09-12 08:55:18 +0000399
400/*
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200401 * Default speed selection (cpu_plb_opb_ebc) in MHz.
stroese13fdf8a2003-09-12 08:55:18 +0000402 * This value will be set if iic boot eprom is disabled.
403 */
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200404#if 1
wdenkc837dcb2004-01-20 23:12:12 +0000405#define PLLMR0_DEFAULT PLLMR0_266_133_66_33
406#define PLLMR1_DEFAULT PLLMR1_266_133_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000407#endif
408#if 0
wdenkc837dcb2004-01-20 23:12:12 +0000409#define PLLMR0_DEFAULT PLLMR0_200_100_50_33
410#define PLLMR1_DEFAULT PLLMR1_200_100_50_33
stroese13fdf8a2003-09-12 08:55:18 +0000411#endif
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200412#if 0
wdenkc837dcb2004-01-20 23:12:12 +0000413#define PLLMR0_DEFAULT PLLMR0_133_66_66_33
414#define PLLMR1_DEFAULT PLLMR1_133_66_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000415#endif
416
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200417/*
418 * PCI OHCI controller
419 */
420#define CONFIG_USB_OHCI_NEW 1
421#define CONFIG_PCI_OHCI 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200422#define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1
423#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
424#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci"
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200425#define CONFIG_USB_STORAGE 1
426
Matthias Fuchs985edac2009-10-27 12:19:11 +0100427/*
428 * UBI
429 */
430#define CONFIG_CMD_UBI
431#define CONFIG_RBTREE
432#define CONFIG_MTD_DEVICE
433#define CONFIG_MTD_PARTITIONS
434#define CONFIG_CMD_MTDPARTS
435#define CONFIG_LZO
436
stroese13fdf8a2003-09-12 08:55:18 +0000437#endif /* __CONFIG_H */