blob: 9a9ec991ca9dd7120498e81d0b4b8ffd6368e684 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Bin Meng59ec7192015-10-07 20:19:10 -07002/*
3 * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
Bin Meng59ec7192015-10-07 20:19:10 -07004 */
5
6#include <common.h>
7#include <asm/e820.h>
8
9DECLARE_GLOBAL_DATA_PTR;
10
11/*
12 * Install a default e820 table with 4 entries as follows:
13 *
14 * 0x000000-0x0a0000 Useable RAM
15 * 0x0a0000-0x100000 Reserved for ISA
16 * 0x100000-gd->ram_size Useable RAM
17 * CONFIG_PCIE_ECAM_BASE PCIe ECAM
18 */
Bin Meng87af71c2018-04-11 22:02:10 -070019__weak unsigned int install_e820_map(unsigned int max_entries,
Bin Meng45519922018-04-11 22:02:11 -070020 struct e820_entry *entries)
Bin Meng59ec7192015-10-07 20:19:10 -070021{
22 entries[0].addr = 0;
23 entries[0].size = ISA_START_ADDRESS;
24 entries[0].type = E820_RAM;
25 entries[1].addr = ISA_START_ADDRESS;
26 entries[1].size = ISA_END_ADDRESS - ISA_START_ADDRESS;
27 entries[1].type = E820_RESERVED;
28 entries[2].addr = ISA_END_ADDRESS;
29 entries[2].size = gd->ram_size - ISA_END_ADDRESS;
30 entries[2].type = E820_RAM;
31 entries[3].addr = CONFIG_PCIE_ECAM_BASE;
32 entries[3].size = CONFIG_PCIE_ECAM_SIZE;
33 entries[3].type = E820_RESERVED;
34
35 return 4;
36}