blob: 9ac0df57dedb4d51fa21359f8c3dee853d0478ff [file] [log] [blame]
huang linbe1d5e02015-11-17 14:20:27 +08001/*
2 * (C) Copyright 2015 Rockchip Electronics Co., Ltd
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6#ifndef __CONFIG_RK3036_COMMON_H
7#define __CONFIG_RK3036_COMMON_H
8
9#include <asm/arch/hardware.h>
Jacob Chen7f35bbb2016-10-08 13:47:41 +080010#include "rockchip-common.h"
huang linbe1d5e02015-11-17 14:20:27 +080011
huang linbe1d5e02015-11-17 14:20:27 +080012#define CONFIG_NR_DRAM_BANKS 1
huang linbe1d5e02015-11-17 14:20:27 +080013#define CONFIG_ENV_SIZE 0x2000
huang linbe1d5e02015-11-17 14:20:27 +080014#define CONFIG_SYS_MALLOC_LEN (32 << 20)
15#define CONFIG_SYS_CBSIZE 1024
16#define CONFIG_SKIP_LOWLEVEL_INIT
huang linbe1d5e02015-11-17 14:20:27 +080017
18#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
19#define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */
20#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
21
22#define CONFIG_SYS_NS16550
23#define CONFIG_SYS_NS16550_MEM32
24
huang linbe1d5e02015-11-17 14:20:27 +080025#define CONFIG_SYS_TEXT_BASE 0x60000000
26#define CONFIG_SYS_INIT_SP_ADDR 0x60100000
27#define CONFIG_SYS_LOAD_ADDR 0x60800800
28#define CONFIG_SPL_STACK 0x10081fff
29#define CONFIG_SPL_TEXT_BASE 0x10081004
30
31#define CONFIG_ROCKCHIP_MAX_INIT_SIZE (4 << 10)
32#define CONFIG_ROCKCHIP_CHIP_TAG "RK30"
33
huang linbe1d5e02015-11-17 14:20:27 +080034/* MMC/SD IP block */
huang linbe1d5e02015-11-17 14:20:27 +080035#define CONFIG_BOUNCE_BUFFER
36
huang linbe1d5e02015-11-17 14:20:27 +080037#define CONFIG_SYS_SDRAM_BASE 0x60000000
38#define CONFIG_NR_DRAM_BANKS 1
39#define SDRAM_BANK_SIZE (512UL << 20UL)
Kever Yang6d1970f2017-06-23 16:11:05 +080040#define SDRAM_MAX_SIZE (CONFIG_NR_DRAM_BANKS * SDRAM_BANK_SIZE)
huang linbe1d5e02015-11-17 14:20:27 +080041
42#define CONFIG_SPI_FLASH
43#define CONFIG_SPI
huang linbe1d5e02015-11-17 14:20:27 +080044#define CONFIG_SPI_FLASH_GIGADEVICE
45#define CONFIG_SF_DEFAULT_SPEED 20000000
46
huang linbe1d5e02015-11-17 14:20:27 +080047#ifndef CONFIG_SPL_BUILD
Xu Ziyuand2d763f2016-07-28 11:42:34 +080048/* usb otg */
Xu Ziyuand2d763f2016-07-28 11:42:34 +080049
jacob2.chene73e5fc2016-08-30 01:26:14 +080050/* usb mass storage */
51#define CONFIG_USB_FUNCTION_MASS_STORAGE
52#define CONFIG_CMD_USB_MASS_STORAGE
53
Kever Yang1e352122016-11-08 18:13:39 +080054/* usb host */
huang linbe1d5e02015-11-17 14:20:27 +080055#define ENV_MEM_LAYOUT_SETTINGS \
56 "scriptaddr=0x60000000\0" \
57 "pxefile_addr_r=0x60100000\0" \
58 "fdt_addr_r=0x61f00000\0" \
59 "kernel_addr_r=0x62000000\0" \
60 "ramdisk_addr_r=0x64000000\0"
61
huang linbe1d5e02015-11-17 14:20:27 +080062#include <config_distro_bootcmd.h>
63
64/* Linux fails to load the fdt if it's loaded above 512M on a evb-rk3036 board,
65 * so limit the fdt reallocation to that */
66#define CONFIG_EXTRA_ENV_SETTINGS \
67 "fdt_high=0x7fffffff\0" \
Jacob Chen73a85982016-09-19 18:46:25 +080068 "partitions=" PARTS_DEFAULT \
huang linbe1d5e02015-11-17 14:20:27 +080069 ENV_MEM_LAYOUT_SETTINGS \
70 BOOTENV
71#endif
72
Jacob Chen67171e12016-09-19 18:46:28 +080073#define CONFIG_PREBOOT
74
huang linbe1d5e02015-11-17 14:20:27 +080075#endif