blob: d78e0fdbbd25d50fcb6768a8614d9d3155f8a033 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Eric Nelsond67b0d92013-03-11 08:44:53 +00002/*
3 * Copyright (C) 2013 Boundary Devices
4 *
Eric Nelsond67b0d92013-03-11 08:44:53 +00005 * Device Configuration Data (DCD)
6 *
7 * Each entry must have the format:
8 * Addr-type Address Value
9 *
10 * where:
11 * Addr-type register length (1,2 or 4 bytes)
12 * Address absolute address of the register
13 * value value to be stored in the register
14 */
15
16/* set the default clock gate to save power */
17DATA 4, CCM_CCGR0, 0x00C03F3F
18DATA 4, CCM_CCGR1, 0x0030FC03
19DATA 4, CCM_CCGR2, 0x0FFFC000
20DATA 4, CCM_CCGR3, 0x3FF00000
21DATA 4, CCM_CCGR4, 0x00FFF300
22DATA 4, CCM_CCGR5, 0x0F0000C3
23DATA 4, CCM_CCGR6, 0x000003FF
24
25/* enable AXI cache for VDOA/VPU/IPU */
26DATA 4, MX6_IOMUXC_GPR4, 0xF00000CF
27/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
28DATA 4, MX6_IOMUXC_GPR6, 0x007F007F
29DATA 4, MX6_IOMUXC_GPR7, 0x007F007F
Fabio Estevam492938a2013-04-17 13:09:56 +000030
31/*
32 * Setup CCM_CCOSR register as follows:
33 *
34 * cko1_en = 1 --> CKO1 enabled
35 * cko1_div = 111 --> divide by 8
36 * cko1_sel = 1011 --> ahb_clk_root
37 *
38 * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
39 */
40DATA 4, CCM_CCOSR, 0x000000fb