blob: 4e321e762c0b96782889597d820387800be733bf [file] [log] [blame]
Andy Fleming50586ef2008-10-30 16:47:16 -05001/*
2 * FSL SD/MMC Defines
3 *-------------------------------------------------------------------
4 *
Priyanka Jain32c8cfb2011-02-09 09:24:10 +05305 * Copyright 2007-2008,2010-2011 Freescale Semiconductor, Inc
Andy Fleming50586ef2008-10-30 16:47:16 -05006 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 *
22 *-------------------------------------------------------------------
23 *
24 */
25
26#ifndef __FSL_ESDHC_H__
27#define __FSL_ESDHC_H__
28
Anton Vorontsovb33433a2009-06-10 00:25:29 +040029#include <asm/errno.h>
Stefano Babicc67bee12010-02-05 15:11:27 +010030#include <asm/byteorder.h>
Anton Vorontsovb33433a2009-06-10 00:25:29 +040031
Andy Fleming50586ef2008-10-30 16:47:16 -050032/* FSL eSDHC-specific constants */
33#define SYSCTL 0x0002e02c
34#define SYSCTL_INITA 0x08000000
35#define SYSCTL_TIMEOUT_MASK 0x000f0000
Li Yang1118cdb2010-01-07 16:00:13 +080036#define SYSCTL_CLOCK_MASK 0x0000fff0
Stefano Babicc67bee12010-02-05 15:11:27 +010037#define SYSCTL_CKEN 0x00000008
Andy Fleming50586ef2008-10-30 16:47:16 -050038#define SYSCTL_PEREN 0x00000004
39#define SYSCTL_HCKEN 0x00000002
40#define SYSCTL_IPGEN 0x00000001
Jerry Huang48bb3bb2010-03-18 15:57:06 -050041#define SYSCTL_RSTA 0x01000000
Dirk Behme7a5b8022012-03-26 03:13:05 +000042#define SYSCTL_RSTC 0x02000000
43#define SYSCTL_RSTD 0x04000000
Andy Fleming50586ef2008-10-30 16:47:16 -050044
45#define IRQSTAT 0x0002e030
46#define IRQSTAT_DMAE (0x10000000)
47#define IRQSTAT_AC12E (0x01000000)
48#define IRQSTAT_DEBE (0x00400000)
49#define IRQSTAT_DCE (0x00200000)
50#define IRQSTAT_DTOE (0x00100000)
51#define IRQSTAT_CIE (0x00080000)
52#define IRQSTAT_CEBE (0x00040000)
53#define IRQSTAT_CCE (0x00020000)
54#define IRQSTAT_CTOE (0x00010000)
55#define IRQSTAT_CINT (0x00000100)
56#define IRQSTAT_CRM (0x00000080)
57#define IRQSTAT_CINS (0x00000040)
58#define IRQSTAT_BRR (0x00000020)
59#define IRQSTAT_BWR (0x00000010)
60#define IRQSTAT_DINT (0x00000008)
61#define IRQSTAT_BGE (0x00000004)
62#define IRQSTAT_TC (0x00000002)
63#define IRQSTAT_CC (0x00000001)
64
65#define CMD_ERR (IRQSTAT_CIE | IRQSTAT_CEBE | IRQSTAT_CCE)
66#define DATA_ERR (IRQSTAT_DEBE | IRQSTAT_DCE | IRQSTAT_DTOE)
67
68#define IRQSTATEN 0x0002e034
69#define IRQSTATEN_DMAE (0x10000000)
70#define IRQSTATEN_AC12E (0x01000000)
71#define IRQSTATEN_DEBE (0x00400000)
72#define IRQSTATEN_DCE (0x00200000)
73#define IRQSTATEN_DTOE (0x00100000)
74#define IRQSTATEN_CIE (0x00080000)
75#define IRQSTATEN_CEBE (0x00040000)
76#define IRQSTATEN_CCE (0x00020000)
77#define IRQSTATEN_CTOE (0x00010000)
78#define IRQSTATEN_CINT (0x00000100)
79#define IRQSTATEN_CRM (0x00000080)
80#define IRQSTATEN_CINS (0x00000040)
81#define IRQSTATEN_BRR (0x00000020)
82#define IRQSTATEN_BWR (0x00000010)
83#define IRQSTATEN_DINT (0x00000008)
84#define IRQSTATEN_BGE (0x00000004)
85#define IRQSTATEN_TC (0x00000002)
86#define IRQSTATEN_CC (0x00000001)
87
88#define PRSSTAT 0x0002e024
Dirk Behme7a5b8022012-03-26 03:13:05 +000089#define PRSSTAT_DAT0 (0x01000000)
Andy Fleming50586ef2008-10-30 16:47:16 -050090#define PRSSTAT_CLSL (0x00800000)
91#define PRSSTAT_WPSPL (0x00080000)
92#define PRSSTAT_CDPL (0x00040000)
93#define PRSSTAT_CINS (0x00010000)
94#define PRSSTAT_BREN (0x00000800)
Dipen Dudhat77c14582009-10-05 15:41:58 +053095#define PRSSTAT_BWEN (0x00000400)
Andy Fleming50586ef2008-10-30 16:47:16 -050096#define PRSSTAT_DLA (0x00000004)
97#define PRSSTAT_CICHB (0x00000002)
98#define PRSSTAT_CIDHB (0x00000001)
99
100#define PROCTL 0x0002e028
101#define PROCTL_INIT 0x00000020
102#define PROCTL_DTW_4 0x00000002
103#define PROCTL_DTW_8 0x00000004
104
105#define CMDARG 0x0002e008
106
107#define XFERTYP 0x0002e00c
108#define XFERTYP_CMD(x) ((x & 0x3f) << 24)
109#define XFERTYP_CMDTYP_NORMAL 0x0
110#define XFERTYP_CMDTYP_SUSPEND 0x00400000
111#define XFERTYP_CMDTYP_RESUME 0x00800000
112#define XFERTYP_CMDTYP_ABORT 0x00c00000
113#define XFERTYP_DPSEL 0x00200000
114#define XFERTYP_CICEN 0x00100000
115#define XFERTYP_CCCEN 0x00080000
116#define XFERTYP_RSPTYP_NONE 0
117#define XFERTYP_RSPTYP_136 0x00010000
118#define XFERTYP_RSPTYP_48 0x00020000
119#define XFERTYP_RSPTYP_48_BUSY 0x00030000
120#define XFERTYP_MSBSEL 0x00000020
121#define XFERTYP_DTDSEL 0x00000010
122#define XFERTYP_AC12EN 0x00000004
123#define XFERTYP_BCEN 0x00000002
124#define XFERTYP_DMAEN 0x00000001
125
126#define CINS_TIMEOUT 1000
Dipen Dudhat77c14582009-10-05 15:41:58 +0530127#define PIO_TIMEOUT 100000
Andy Fleming50586ef2008-10-30 16:47:16 -0500128
129#define DSADDR 0x2e004
130
131#define CMDRSP0 0x2e010
132#define CMDRSP1 0x2e014
133#define CMDRSP2 0x2e018
134#define CMDRSP3 0x2e01c
135
136#define DATPORT 0x2e020
137
138#define WML 0x2e044
139#define WML_WRITE 0x00010000
Priyanka Jain32c8cfb2011-02-09 09:24:10 +0530140#ifdef CONFIG_FSL_SDHC_V2_3
141#define WML_RD_WML_MAX 0x80
142#define WML_WR_WML_MAX 0x80
143#define WML_RD_WML_MAX_VAL 0x0
144#define WML_WR_WML_MAX_VAL 0x0
145#define WML_RD_WML_MASK 0x7f
146#define WML_WR_WML_MASK 0x7f0000
147#else
148#define WML_RD_WML_MAX 0x10
149#define WML_WR_WML_MAX 0x80
150#define WML_RD_WML_MAX_VAL 0x10
151#define WML_WR_WML_MAX_VAL 0x80
Roy Zangab467c52010-02-09 18:23:33 +0800152#define WML_RD_WML_MASK 0xff
153#define WML_WR_WML_MASK 0xff0000
Priyanka Jain32c8cfb2011-02-09 09:24:10 +0530154#endif
Andy Fleming50586ef2008-10-30 16:47:16 -0500155
156#define BLKATTR 0x2e004
157#define BLKATTR_CNT(x) ((x & 0xffff) << 16)
158#define BLKATTR_SIZE(x) (x & 0x1fff)
159#define MAX_BLK_CNT 0x7fff /* so malloc will have enough room with 32M */
160
161#define ESDHC_HOSTCAPBLT_VS18 0x04000000
162#define ESDHC_HOSTCAPBLT_VS30 0x02000000
163#define ESDHC_HOSTCAPBLT_VS33 0x01000000
164#define ESDHC_HOSTCAPBLT_SRS 0x00800000
165#define ESDHC_HOSTCAPBLT_DMAS 0x00400000
166#define ESDHC_HOSTCAPBLT_HSS 0x00200000
167
Stefano Babicc67bee12010-02-05 15:11:27 +0100168struct fsl_esdhc_cfg {
169 u32 esdhc_base;
Stefano Babicc67bee12010-02-05 15:11:27 +0100170};
171
172/* Select the correct accessors depending on endianess */
173#if __BYTE_ORDER == __LITTLE_ENDIAN
174#define esdhc_read32 in_le32
175#define esdhc_write32 out_le32
176#define esdhc_clrsetbits32 clrsetbits_le32
177#define esdhc_clrbits32 clrbits_le32
178#define esdhc_setbits32 setbits_le32
179#elif __BYTE_ORDER == __BIG_ENDIAN
180#define esdhc_read32 in_be32
181#define esdhc_write32 out_be32
182#define esdhc_clrsetbits32 clrsetbits_be32
183#define esdhc_clrbits32 clrbits_be32
184#define esdhc_setbits32 setbits_be32
185#else
186#error "Endianess is not defined: please fix to continue"
187#endif
188
Anton Vorontsovb33433a2009-06-10 00:25:29 +0400189#ifdef CONFIG_FSL_ESDHC
Andy Fleming50586ef2008-10-30 16:47:16 -0500190int fsl_esdhc_mmc_init(bd_t *bis);
Stefano Babicc67bee12010-02-05 15:11:27 +0100191int fsl_esdhc_initialize(bd_t *bis, struct fsl_esdhc_cfg *cfg);
Anton Vorontsovb33433a2009-06-10 00:25:29 +0400192void fdt_fixup_esdhc(void *blob, bd_t *bd);
193#else
194static inline int fsl_esdhc_mmc_init(bd_t *bis) { return -ENOSYS; }
195static inline void fdt_fixup_esdhc(void *blob, bd_t *bd) {}
196#endif /* CONFIG_FSL_ESDHC */
Andy Fleming50586ef2008-10-30 16:47:16 -0500197
198#endif /* __FSL_ESDHC_H__ */