blob: 369b36894f8568c833e41ac8b5ab3bed6c4ea9f7 [file] [log] [blame]
Niklaus Giger714bc552007-07-27 11:27:15 +02001/*
Niklaus Gigera0794942008-02-25 18:37:01 +01002 *(C) Copyright 2005-2008 Netstal Maschinen AG
Niklaus Giger714bc552007-07-27 11:27:15 +02003 * Niklaus Giger (Niklaus.Giger@netstal.com)
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/************************************************************************
25 * hcu4.h - configuration for HCU4 board (similar to hcu5.h)
26 ***********************************************************************/
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*-----------------------------------------------------------------------
32 * High Level Configuration Options
33 *----------------------------------------------------------------------*/
34#define CONFIG_HCU4 1 /* Board is HCU4 */
35#define CONFIG_4xx 1 /* ... PPC4xx family */
Niklaus Giger714bc552007-07-27 11:27:15 +020036#define CONFIG_405GP 1
37#define CONFIG_4xx 1
Niklaus Gigerc11da192008-10-01 14:46:13 +020038#define CONFIG_HOSTNAME hcu4
39
40/*
41 * Include common defines/options for all boards produced by Netstal Maschinen
42 */
43#include "netstal-common.h"
Niklaus Giger714bc552007-07-27 11:27:15 +020044
45#define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
46
47#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
48#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
49
50/*-----------------------------------------------------------------------
51 * Base addresses -- Note these are effective addresses where the
52 * actual resources get mapped (not physical addresses)
53*----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_MONITOR_LEN (320 * 1024) /* Reserve 320 kB for Monitor */
55#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
Niklaus Giger714bc552007-07-27 11:27:15 +020056
57
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */
59#define CONFIG_SYS_FLASH_BASE 0xfff80000 /* start of FLASH */
60#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
Niklaus Giger714bc552007-07-27 11:27:15 +020061
62/* ... with on-chip memory here (4KBytes) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020063#define CONFIG_SYS_OCM_DATA_ADDR 0xF4000000
64#define CONFIG_SYS_OCM_DATA_SIZE 0x00001000
Niklaus Giger714bc552007-07-27 11:27:15 +020065/* Do not set up locked dcache as init ram. */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020066#undef CONFIG_SYS_INIT_DCACHE_CS
Niklaus Giger714bc552007-07-27 11:27:15 +020067
68/* Use the On-Chip-Memory (OCM) as a temporary stack for the startup code. */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_TEMP_STACK_OCM 1
Niklaus Giger714bc552007-07-27 11:27:15 +020070
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* OCM */
72#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE
73#define CONFIG_SYS_GBL_DATA_SIZE 256 /* num bytes initial data */
74#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
75#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_POST_WORD_ADDR
Niklaus Giger714bc552007-07-27 11:27:15 +020076
77/*-----------------------------------------------------------------------
78 * Serial Port
79 *----------------------------------------------------------------------*/
80/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081 * If CONFIG_SYS_EXT_SERIAL_CLOCK, then the UART divisor is 1.
82 * If CONFIG_SYS_405_UART_ERRATA_59, then UART divisor is 31.
83 * Otherwise, UART divisor is determined by CPU Clock and CONFIG_SYS_BASE_BAUD value.
Niklaus Giger714bc552007-07-27 11:27:15 +020084 * The Linux BASE_BAUD define should match this configuration.
85 * baseBaud = cpuClock/(uartDivisor*16)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020086 * If CONFIG_SYS_405_UART_ERRATA_59 and 200MHz CPU clock,
Niklaus Giger714bc552007-07-27 11:27:15 +020087 * set Linux BASE_BAUD to 403200.
88 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#undef CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */
90#define CONFIG_SYS_BASE_BAUD 691200
Niklaus Giger714bc552007-07-27 11:27:15 +020091
Niklaus Giger714bc552007-07-27 11:27:15 +020092/* Set console baudrate to 9600 */
93#define CONFIG_BAUDRATE 9600
94
Niklaus Giger714bc552007-07-27 11:27:15 +020095/*-----------------------------------------------------------------------
Niklaus Giger4bd50362008-01-16 18:37:50 +010096 * Flash
97 *----------------------------------------------------------------------*/
98
Niklaus Gigera0794942008-02-25 18:37:01 +010099/* Use common CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200101#define CONFIG_FLASH_CFI_DRIVER
Niklaus Gigera0794942008-02-25 18:37:01 +0100102/* board provides its own flash_init code */
103#define CONFIG_FLASH_CFI_LEGACY 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
105#define CONFIG_SYS_FLASH_LEGACY_512Kx8 1
Niklaus Gigera0794942008-02-25 18:37:01 +0100106
107/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200108#define CONFIG_SYS_FLASH_EMPTY_INFO
Niklaus Gigera0794942008-02-25 18:37:01 +0100109
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
111#define CONFIG_SYS_MAX_FLASH_SECT 8 /* max number of sectors on one chip */
Niklaus Giger4bd50362008-01-16 18:37:50 +0100112
Niklaus Giger4bd50362008-01-16 18:37:50 +0100113/*-----------------------------------------------------------------------
Niklaus Giger714bc552007-07-27 11:27:15 +0200114 * Environment
115 *----------------------------------------------------------------------*/
116
Jean-Christophe PLAGNIOL-VILLARD9314cee2008-09-10 22:47:59 +0200117#undef CONFIG_ENV_IS_IN_NVRAM
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200118#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200119#undef CONFIG_ENV_IS_NOWHERE
Niklaus Giger714bc552007-07-27 11:27:15 +0200120
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200121#ifdef CONFIG_ENV_IS_IN_EEPROM
Niklaus Giger714bc552007-07-27 11:27:15 +0200122/* Put the environment after the SDRAM configuration */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200123#define PROM_SIZE 2048
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200124#define CONFIG_ENV_OFFSET 512
125#define CONFIG_ENV_SIZE (PROM_SIZE-CONFIG_ENV_OFFSET)
Niklaus Giger714bc552007-07-27 11:27:15 +0200126#endif
127
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200128#ifdef CONFIG_ENV_IS_IN_FLASH
Niklaus Giger714bc552007-07-27 11:27:15 +0200129/* Put the environment in Flash */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200130#define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_ENV_ADDR ((-CONFIG_SYS_MONITOR_LEN)-CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200132#define CONFIG_ENV_SIZE 8*1024 /* 8 KB Environment Sector */
Niklaus Giger714bc552007-07-27 11:27:15 +0200133
134/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200135#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
136#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Niklaus Giger714bc552007-07-27 11:27:15 +0200137#endif
138
139/*-----------------------------------------------------------------------
140 * I2C stuff for a ATMEL AT24C16 (2kB holding ENV, we are using the
141 * the first internal I2C controller of the PPC440EPx
142 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_SPD_BUS_NUM 0
Niklaus Giger714bc552007-07-27 11:27:15 +0200144
Niklaus Gigerc11da192008-10-01 14:46:13 +0200145#define CONFIG_IPADDR 172.25.1.14
Niklaus Giger714bc552007-07-27 11:27:15 +0200146
Niklaus Gigerc11da192008-10-01 14:46:13 +0200147#define CONFIG_EXTRA_ENV_SETTINGS \
148 CONFIG_NETSTAL_DEF_ENV \
149 CONFIG_NETSTAL_DEF_ENV_POWERPC \
Niklaus Giger714bc552007-07-27 11:27:15 +0200150 ""
Niklaus Giger714bc552007-07-27 11:27:15 +0200151
Stefan Roese3b3bff42007-08-14 16:36:29 +0200152/*
153 * BOOTP options
154 */
155#define CONFIG_BOOTP_BOOTFILESIZE
156#define CONFIG_BOOTP_BOOTPATH
157#define CONFIG_BOOTP_GATEWAY
158#define CONFIG_BOOTP_HOSTNAME
159
160/*
161 * Command line configuration.
162 */
163#include <config_cmd_default.h>
164
165#define CONFIG_CMD_ASKENV
Stefan Roese3b3bff42007-08-14 16:36:29 +0200166#define CONFIG_CMD_CACHE
167#define CONFIG_CMD_DHCP
168#define CONFIG_CMD_DIAG
169#define CONFIG_CMD_EEPROM
170#define CONFIG_CMD_ELF
171#define CONFIG_CMD_FLASH
172#define CONFIG_CMD_I2C
173#define CONFIG_CMD_IMMAP
174#define CONFIG_CMD_IRQ
175#define CONFIG_CMD_MII
176#define CONFIG_CMD_NET
177#define CONFIG_CMD_PING
178#define CONFIG_CMD_REGINFO
179#define CONFIG_CMD_SDRAM
Niklaus Giger714bc552007-07-27 11:27:15 +0200180
181/* SPD EEPROM (sdram speed config) disabled */
182#define CONFIG_SPD_EEPROM 1
183#define SPD_EEPROM_ADDRESS 0x50
184
Niklaus Giger4bd50362008-01-16 18:37:50 +0100185/* POST support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
187 CONFIG_SYS_POST_CPU | \
188 CONFIG_SYS_POST_UART | \
189 CONFIG_SYS_POST_I2C | \
190 CONFIG_SYS_POST_CACHE | \
191 CONFIG_SYS_POST_ETHER | \
192 CONFIG_SYS_POST_SPR)
Niklaus Giger4bd50362008-01-16 18:37:50 +0100193
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_POST_UART_TABLE {UART0_BASE}
195#define CONFIG_SYS_POST_WORD_ADDR (CONFIG_SYS_GBL_DATA_OFFSET - 0x4)
Niklaus Giger4bd50362008-01-16 18:37:50 +0100196#undef CONFIG_LOGBUFFER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_POST_CACHE_ADDR 0x00800000 /* free virtual address */
198#define CONFIG_SYS_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */
Niklaus Giger4bd50362008-01-16 18:37:50 +0100199
Niklaus Giger714bc552007-07-27 11:27:15 +0200200/*-----------------------------------------------------------------------
201 * Miscellaneous configurable options
202 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_LONGHELP /* undef to save memory */
204#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Stefan Roese3b3bff42007-08-14 16:36:29 +0200205#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Niklaus Giger714bc552007-07-27 11:27:15 +0200207#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Niklaus Giger714bc552007-07-27 11:27:15 +0200209#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
211#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
212#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Niklaus Giger714bc552007-07-27 11:27:15 +0200213
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
215#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Niklaus Giger714bc552007-07-27 11:27:15 +0200216
217
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200218#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Niklaus Giger714bc552007-07-27 11:27:15 +0200219
220/*-----------------------------------------------------------------------
221 * External Bus Controller (EBC) Setup
222 */
223
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_EBC_CFG 0x98400000
Niklaus Giger714bc552007-07-27 11:27:15 +0200225
Niklaus Giger4bd50362008-01-16 18:37:50 +0100226/* Memory Bank 0 (Flash Bank 0) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200227#define CONFIG_SYS_EBC_PB0AP 0x02005400
228#define CONFIG_SYS_EBC_PB0CR 0xFFF18000 /* BAS=0xFFF,BS=1MB,BU=R/W,BW=8bit */
Niklaus Giger714bc552007-07-27 11:27:15 +0200229
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200230#define CONFIG_SYS_EBC_PB1AP 0x03041200
231#define CONFIG_SYS_EBC_PB1CR 0x7009A000 /* BAS=,BS=MB,BU=R/W,BW=bit */
Niklaus Giger714bc552007-07-27 11:27:15 +0200232
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_EBC_PB2AP 0x02054500
234#define CONFIG_SYS_EBC_PB2CR 0x78018000 /* BAS=,BS=MB,BU=R/W,BW=bit */
Niklaus Giger714bc552007-07-27 11:27:15 +0200235
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236#define CONFIG_SYS_EBC_PB3AP 0x01840300
237#define CONFIG_SYS_EBC_PB3CR 0x7c0ba000 /* BAS=,BS=MB,BU=R/W,BW=bit */
Niklaus Giger714bc552007-07-27 11:27:15 +0200238
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200239#define CONFIG_SYS_EBC_PB4AP 0x01800300
240#define CONFIG_SYS_EBC_PB4CR 0x7e0ba000 /* BAS=,BS=MB,BU=R/W,BW=bit */
Niklaus Giger4bd50362008-01-16 18:37:50 +0100241
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200242#define CONFIG_SYS_GPIO0_OR 0xF27FFFFF /* GPIO value */
243#define CONFIG_SYS_GPIO0_TCR 0x7FFE0000 /* GPIO value */
244#define CONFIG_SYS_GPIO0_ODR 0x00E897FC /* GPIO value */
Niklaus Giger714bc552007-07-27 11:27:15 +0200245
246/*
247 * For booting Linux, the board info and command line data
248 * have to be in the first 8 MB of memory, since this is
249 * the maximum mapped by the Linux kernel during initialization.
250 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251#define CONFIG_SYS_BOOTMAPSZ (8 << 20)/* Initial Memory map for Linux */
Niklaus Giger714bc552007-07-27 11:27:15 +0200252
253/* Init Memory Controller:
254 *
255 * BR0/1 and OR0/1 (FLASH)
256 */
257
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#define FLASH_BASE0_PRELIM CONFIG_SYS_FLASH_BASE /* FLASH bank #0 */
Niklaus Giger714bc552007-07-27 11:27:15 +0200259#define FLASH_BASE1_PRELIM 0 /* FLASH bank #1 */
260
261
262/* Configuration Port location */
263#define CONFIG_PORT_ADDR 0xF0000500
264
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200265#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
266#ifdef CONFIG_SYS_HUSH_PARSER
267#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Niklaus Giger714bc552007-07-27 11:27:15 +0200268#endif
269
Stefan Roese3b3bff42007-08-14 16:36:29 +0200270#if defined(CONFIG_CMD_KGDB)
Niklaus Giger714bc552007-07-27 11:27:15 +0200271#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
272#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
273#endif
Niklaus Giger4bd50362008-01-16 18:37:50 +0100274
Niklaus Giger714bc552007-07-27 11:27:15 +0200275#endif /* __CONFIG_H */