blob: d6b92070a9111cf25bcdd229e2143930f1daaddc [file] [log] [blame]
Stefan Roese5568e612005-11-22 13:20:42 +01001/*
Stefan Roese62534be2006-03-17 10:28:24 +01002 * (C) Copyright 2005-2006
Stefan Roese5568e612005-11-22 13:20:42 +01003 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
5 * (C) Copyright 2002 Scott McNutt <smcnutt@artesyncp.com>
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26/************************************************************************
27 * board/config_p3p440.h - configuration for Prodrive P3P440
28 ***********************************************************************/
29
30#ifndef __CONFIG_H
31#define __CONFIG_H
32
33/*-----------------------------------------------------------------------
34 * High Level Configuration Options
35 *----------------------------------------------------------------------*/
36#define CONFIG_P3P440 1 /* Board is P3P440 */
37#define CONFIG_440GP 1 /* Specifc GP support */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +020038#define CONFIG_440 1 /* ... PPC440 family */
Stefan Roese5568e612005-11-22 13:20:42 +010039#define CONFIG_4xx 1 /* ... PPC4xx family */
40#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
41#define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
42#define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
43
44/*-----------------------------------------------------------------------
45 * Base addresses -- Note these are effective addresses where the
46 * actual resources get mapped (not physical addresses)
47 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */
49#define CONFIG_SYS_FLASH_BASE 0xff800000 /* start of FLASH */
50#define CONFIG_SYS_MONITOR_BASE 0xfffc0000 /* start of monitor */
51#define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */
52#define CONFIG_SYS_PERIPHERAL_BASE 0xe0000000 /* internal peripherals */
53#define CONFIG_SYS_ISRAM_BASE 0xc0000000 /* internal SRAM */
54#define CONFIG_SYS_PCI_BASE 0xd0000000 /* internal PCI regs */
Stefan Roese5568e612005-11-22 13:20:42 +010055
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020056#define CONFIG_SYS_USB_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x00000000)
Stefan Roese5568e612005-11-22 13:20:42 +010057
58/*-----------------------------------------------------------------------
59 * Initial RAM & stack pointer (placed in internal SRAM)
60 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020061#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_ISRAM_BASE /* Initial RAM address */
62#define CONFIG_SYS_INIT_RAM_END 0x2000 /* End of used area in RAM */
63#define CONFIG_SYS_GBL_DATA_SIZE 128 /* num bytes initial data */
Stefan Roese5568e612005-11-22 13:20:42 +010064
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020065#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
66#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Stefan Roese5568e612005-11-22 13:20:42 +010067
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020068#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon*/
69#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc*/
Stefan Roese5568e612005-11-22 13:20:42 +010070
71/*-----------------------------------------------------------------------
72 * DDR SDRAM
73 *----------------------------------------------------------------------*/
74#define CONFIG_SDRAM_BANK0 1 /* init onboard DDR SDRAM bank 0*/
Stefan Roese62534be2006-03-17 10:28:24 +010075#define CONFIG_SDRAM_ECC /* enable ECC support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020076#define CONFIG_SYS_SDRAM_TABLE { \
Stefan Roese62534be2006-03-17 10:28:24 +010077 {(256 << 20), 13, 0x000C4001}, /* 256MB mode 3, 13x10(4)*/ \
78 {(64 << 20), 12, 0x00082001}} /* 64MB mode 2, 12x9(4) */
Stefan Roese5568e612005-11-22 13:20:42 +010079
80/*-----------------------------------------------------------------------
81 * Serial Port
82 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020083#undef CONFIG_SYS_EXT_SERIAL_CLOCK
Stefan Roese5568e612005-11-22 13:20:42 +010084#define CONFIG_BAUDRATE 115200
85
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020086#define CONFIG_SYS_BAUDRATE_TABLE \
Stefan Roese5568e612005-11-22 13:20:42 +010087 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
88 57600, 115200, 230400, 460800, 921600 }
89
90/*-----------------------------------------------------------------------
91 * I2C
92 *----------------------------------------------------------------------*/
93#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
94#undef CONFIG_SOFT_I2C /* I2C bit-banged */
Stefan Roesed0b0dca2010-04-01 14:37:24 +020095#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020096#define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */
97#define CONFIG_SYS_I2C_SLAVE 0x7F
98#define CONFIG_SYS_I2C_NOPROBES {0x69} /* Don't probe these addrs */
Stefan Roese5568e612005-11-22 13:20:42 +010099
100/*-----------------------------------------------------------------------
101 * I2C RTC
102 *----------------------------------------------------------------------*/
103#define CONFIG_RTC_MAX6900 1 /* MAX6900 RTC */
104
105/*-----------------------------------------------------------------------
106 * I2C EEPROM (PCF8594C) for environment
107 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200108#define CONFIG_SYS_I2C_EEPROM_ADDR 0x54 /* EEPROM PCF8594C */
109#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
Stefan Roese5568e612005-11-22 13:20:42 +0100110/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200111#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
112#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3 /* The Philips PCF8594C has */
Stefan Roese5568e612005-11-22 13:20:42 +0100113 /* 8 byte page write mode using */
114 /* last 3 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 40 /* and takes up to 40 msec */
Stefan Roese5568e612005-11-22 13:20:42 +0100116
117/*-----------------------------------------------------------------------
118 * Default configuration (environment varibles...)
119 *----------------------------------------------------------------------*/
120#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +0100121 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
Stefan Roese5568e612005-11-22 13:20:42 +0100122 "echo"
123
124#undef CONFIG_BOOTARGS
125
126#define CONFIG_EXTRA_ENV_SETTINGS \
127 "netdev=eth0\0" \
128 "hostname=p3p440\0" \
129 "nfsargs=setenv bootargs root=/dev/nfs rw " \
130 "nfsroot=${serverip}:${rootpath}\0" \
131 "ramargs=setenv bootargs root=/dev/ram rw\0" \
132 "addip=setenv bootargs ${bootargs} " \
133 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
134 ":${hostname}:${netdev}:off panic=1\0" \
135 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
136 "flash_nfs=run nfsargs addip addtty;" \
137 "bootm ${kernel_addr}\0" \
138 "flash_self=run ramargs addip addtty;" \
139 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
140 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
141 "bootm\0" \
142 "rootpath=/opt/eldk/ppc_4xx\0" \
143 "bootfile=/tftpboot/p3p440/uImage\0" \
144 "kernel_addr=ff800000\0" \
145 "ramdisk_addr=ff810000\0" \
146 "load=tftp 100000 /tftpboot/p3p440/u-boot.bin\0" \
147 "update=protect off fffc0000 ffffffff;era fffc0000 ffffffff;" \
148 "cp.b 100000 fffc0000 40000;" \
149 "setenv filesize;saveenv\0" \
Detlev Zundeld8ab58b2008-03-06 16:45:53 +0100150 "upd=run load update\0" \
Stefan Roese2662b402006-04-01 13:41:03 +0200151 "unlock=yes\0" \
Stefan Roese5568e612005-11-22 13:20:42 +0100152 ""
153#define CONFIG_BOOTCOMMAND "run net_nfs"
154
155#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
156
157#define CONFIG_BAUDRATE 115200
158
159#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Stefan Roese5568e612005-11-22 13:20:42 +0100161
Ben Warren96e21f82008-10-27 23:50:15 -0700162#define CONFIG_PPC4xx_EMAC
Stefan Roese5568e612005-11-22 13:20:42 +0100163#define CONFIG_MII 1 /* MII PHY management */
164#define CONFIG_PHY_ADDR 0x1c /* PHY address */
165#define CONFIG_HAS_ETH1
166#define CONFIG_PHY1_ADDR 0x1d /* EMAC1 PHY address */
167#define CONFIG_NET_MULTI 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_RX_ETH_BUFFER 32 /* Number of ethernet rx buffers & descriptors */
Stefan Roese5568e612005-11-22 13:20:42 +0100169
170#define CONFIG_NETCONSOLE /* include NetConsole support */
171
Stefan Roese5568e612005-11-22 13:20:42 +0100172
Jon Loeliger26a34562007-07-04 22:33:17 -0500173/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500174 * BOOTP options
175 */
176#define CONFIG_BOOTP_BOOTFILESIZE
177#define CONFIG_BOOTP_BOOTPATH
178#define CONFIG_BOOTP_GATEWAY
179#define CONFIG_BOOTP_HOSTNAME
180
181
182/*
Jon Loeliger26a34562007-07-04 22:33:17 -0500183 * Command line configuration.
184 */
185#include <config_cmd_default.h>
186
187#define CONFIG_CMD_ASKENV
188#define CONFIG_CMD_DATE
189#define CONFIG_CMD_DHCP
190#define CONFIG_CMD_DIAG
191#define CONFIG_CMD_ELF
192#define CONFIG_CMD_I2C
193#define CONFIG_CMD_IRQ
194#define CONFIG_CMD_MII
195#define CONFIG_CMD_NET
196#define CONFIG_CMD_NFS
197#define CONFIG_CMD_PCI
198#define CONFIG_CMD_PING
199#define CONFIG_CMD_REGINFO
200#define CONFIG_CMD_EEPROM
201#define CONFIG_CMD_SNTP
202
Stefan Roese5568e612005-11-22 13:20:42 +0100203
204#undef CONFIG_WATCHDOG /* watchdog disabled */
205
206/*-----------------------------------------------------------------------
207 * Miscellaneous configurable options
208 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#define CONFIG_SYS_LONGHELP /* undef to save memory */
210#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger26a34562007-07-04 22:33:17 -0500211#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Stefan Roese5568e612005-11-22 13:20:42 +0100213#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Stefan Roese5568e612005-11-22 13:20:42 +0100215#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
217#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
218#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Stefan Roese5568e612005-11-22 13:20:42 +0100219
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
221#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Stefan Roese5568e612005-11-22 13:20:42 +0100222
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200223#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
224#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
Stefan Roese5568e612005-11-22 13:20:42 +0100225
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
Stefan Roese5568e612005-11-22 13:20:42 +0100227
228#define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
229#define CONFIG_LOOPW 1 /* enable loopw command */
230#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
231#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
232
233/*-----------------------------------------------------------------------
234 * PCI stuff
235 *----------------------------------------------------------------------*/
236/* General PCI */
237#define CONFIG_PCI /* include pci support */
238#define CONFIG_PCI_PNP /* do pci plug-and-play */
239#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240#define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to CONFIG_SYS_PCI_MEMBASE */
Stefan Roese5568e612005-11-22 13:20:42 +0100241
242/* Board-specific PCI */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_PCI_TARGET_INIT /* let board init pci target */
Stefan Roese5568e612005-11-22 13:20:42 +0100244
245#define CONFIG_DISABLE_PISE_TEST /* disable PISE test (PCIX only)*/
246
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */
248#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */
Stefan Roese5568e612005-11-22 13:20:42 +0100249
250/*-----------------------------------------------------------------------
251 * External Bus Controller (EBC) Setup
252 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253#define CONFIG_SYS_FLASH0 0xFF800000
254#define CONFIG_SYS_FLASH1 0xFF000000
255#define CONFIG_SYS_FLASH2 0xFE800000
256#define CONFIG_SYS_FLASH3 0xFE000000
257#define CONFIG_SYS_USB 0xF0000000
Stefan Roese5568e612005-11-22 13:20:42 +0100258
259/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_EBC_PB0AP 0x03050200
261#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH0 | 0x7A000) /* BAS=0xFF8,BS=8MB,BU=R/W,BW=16bit */
Stefan Roese5568e612005-11-22 13:20:42 +0100262
263/* Memory Bank 1 (Flash Bank 1, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_EBC_PB1AP 0x03050200
265#define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_FLASH1 | 0x7A000) /* BAS=0xFF8,BS=8MB,BU=R/W,BW=16bit */
Stefan Roese5568e612005-11-22 13:20:42 +0100266
267/* Memory Bank 2 (Flash Bank 2, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200268#define CONFIG_SYS_EBC_PB2AP 0x03050200
269#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_FLASH2 | 0x7A000) /* BAS=0xFF8,BS=8MB,BU=R/W,BW=16bit */
Stefan Roese5568e612005-11-22 13:20:42 +0100270
271/* Memory Bank 3 (Flash Bank 3, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200272#define CONFIG_SYS_EBC_PB3AP 0x03050200
273#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_FLASH3 | 0x7A000) /* BAS=0xFF8,BS=8MB,BU=R/W,BW=16bit */
Stefan Roese5568e612005-11-22 13:20:42 +0100274
275/* Memory Bank 7 (USB controller) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200276#define CONFIG_SYS_EBC_PB7AP 0x02015000
277#define CONFIG_SYS_EBC_PB7CR (CONFIG_SYS_USB | 0xFE000) /* BAS=0xF00,BS=128MB,BU=R/W,BW=16bit*/
Stefan Roese5568e612005-11-22 13:20:42 +0100278
279/*-----------------------------------------------------------------------
280 * FLASH related
281 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200283#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
Stefan Roese5568e612005-11-22 13:20:42 +0100284
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH3, CONFIG_SYS_FLASH2, CONFIG_SYS_FLASH1, CONFIG_SYS_FLASH0 }
Stefan Roese5568e612005-11-22 13:20:42 +0100286
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200287#define CONFIG_SYS_MAX_FLASH_BANKS 4 /* max number of memory banks */
288#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
Stefan Roese5568e612005-11-22 13:20:42 +0100289
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200290#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
291#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Stefan Roese5568e612005-11-22 13:20:42 +0100292
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200293#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
294#define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware flash protection */
Stefan Roese62534be2006-03-17 10:28:24 +0100295
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200296#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
297#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
Stefan Roese5568e612005-11-22 13:20:42 +0100298
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200299#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
Stefan Roese5568e612005-11-22 13:20:42 +0100300
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200301#define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200302#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200303#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
Stefan Roese5568e612005-11-22 13:20:42 +0100304
305/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200306#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
307#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Stefan Roese5568e612005-11-22 13:20:42 +0100308
309/*
310 * For booting Linux, the board info and command line data
311 * have to be in the first 8 MB of memory, since this is
312 * the maximum mapped by the Linux kernel during initialization.
313 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200314#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Stefan Roese5568e612005-11-22 13:20:42 +0100315
316/*
317 * Internal Definitions
318 *
319 * Boot Flags
320 */
321#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
322#define BOOTFLAG_WARM 0x02 /* Software reboot */
323
Jon Loeliger26a34562007-07-04 22:33:17 -0500324#if defined(CONFIG_CMD_KGDB)
Stefan Roese5568e612005-11-22 13:20:42 +0100325#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
326#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
327#endif
328#endif /* __CONFIG_H */