blob: 0cc101be2f84cd14b8d719fc3f273fffcf1c39ec [file] [log] [blame]
Siva Durga Prasad Paladugu26e054c2019-08-05 15:54:59 +05301/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * (C) Copyright 2019 Xilinx, Inc,
4 * Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
5 */
6
7#ifndef _VERSALPL_H_
8#define _VERSALPL_H_
9
10#include <xilinx.h>
11
12#define VERSAL_PM_LOAD_PDI 0x701
13#define VERSAL_PM_PDI_TYPE 0xF
14
15extern struct xilinx_fpga_op versal_op;
16
Siva Durga Prasad Paladugu26e054c2019-08-05 15:54:59 +053017#endif /* _VERSALPL_H_ */