Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / c5a6e9f8b83604e141a8e11f9a105bb72bd24f3f / . / configs / rock_defconfig
blob: 68c65df7889a868682d7958f14d3d0b787dfeb42 [file] [log] [blame]
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]1CONFIG_ARM=y
2# CONFIG_SPL_USE_ARCH_MEMCPY is not set
3# CONFIG_SPL_USE_ARCH_MEMSET is not set
4CONFIG_ARCH_ROCKCHIP=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]5CONFIG_SYS_TEXT_BASE=0x60000000
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]6CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini052170c2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_ENV_OFFSET=0x3F8000
Tom Rinic5a6e9f2020-07-06 13:54:25 -0400[diff] [blame^]8CONFIG_SPL_TEXT_BASE=0x10080800
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]9CONFIG_ROCKCHIP_RK3188=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]10CONFIG_TARGET_ROCK=y
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]11CONFIG_SPL_STACK_R_ADDR=0x60080000
Tom Rini59e5d1e2019-11-11 20:04:24 -0500[diff] [blame]12CONFIG_NR_DRAM_BANKS=1
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]13CONFIG_DEBUG_UART_BASE=0x20064000
14CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]15CONFIG_DEBUG_UART=y
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]16CONFIG_USE_PREBOOT=y
Klaus Gogera2a50532018-05-25 23:45:05 +0200[diff] [blame]17CONFIG_DEFAULT_FDT_FILE="rk3188-radxarock.dtb"
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]18# CONFIG_DISPLAY_CPUINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]19CONFIG_DISPLAY_BOARDINFO_LATE=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]20CONFIG_SPL_STACK_R=y
21CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Maxime Ripard47738ac2017-08-24 11:52:32 +0200[diff] [blame]22CONFIG_RANDOM_UUID=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]23CONFIG_CMD_I2C=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]24CONFIG_CMD_MMC=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]25CONFIG_CMD_SPI=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]26# CONFIG_CMD_SETEXPR is not set
27CONFIG_CMD_CACHE=y
28CONFIG_CMD_TIME=y
29CONFIG_CMD_REGULATOR=y
30CONFIG_SPL_OF_CONTROL=y
Tom Rini8c5cad02018-09-03 15:26:12 -0400[diff] [blame]31CONFIG_DEFAULT_DEVICE_TREE="rk3188-radxarock"
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]32CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
33CONFIG_SPL_OF_PLATDATA=y
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]34CONFIG_ENV_IS_IN_MMC=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]35CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]36CONFIG_REGMAP=y
37CONFIG_SYSCON=y
38# CONFIG_SPL_SIMPLE_BUS is not set
39CONFIG_CLK=y
40CONFIG_ROCKCHIP_GPIO=y
41CONFIG_SYS_I2C_ROCKCHIP=y
42CONFIG_LED=y
43CONFIG_MMC_DW=y
44CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal888f1842019-10-03 19:50:05 +0200[diff] [blame]45CONFIG_MTD=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]46CONFIG_SF_DEFAULT_SPEED=20000000
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]47CONFIG_PINCTRL=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]48CONFIG_DM_PMIC=y
49# CONFIG_SPL_PMIC_CHILDREN is not set
50CONFIG_PMIC_ACT8846=y
51CONFIG_REGULATOR_ACT8846=y
52CONFIG_DM_REGULATOR_FIXED=y
53CONFIG_RAM=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]54CONFIG_DEBUG_UART_SHIFT=2
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]55CONFIG_SYSRESET=y
Tom Rini37dc72f2018-04-28 10:45:55 -0400[diff] [blame]56CONFIG_TIMER=y
57CONFIG_SPL_TIMER=y
58CONFIG_ROCKCHIP_TIMER=y
Adam Ford65748642018-01-02 10:39:52 -0600[diff] [blame]59CONFIG_USB=y
60CONFIG_ROCKCHIP_USB2_PHY=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]61CONFIG_SPL_TINY_MEMSET=y
Heiko Stübner47197682017-03-26 21:09:55 +0200[diff] [blame]62CONFIG_CMD_DHRYSTONE=y
63CONFIG_ERRNO_STR=y