blob: a16e99f1dada25888fbd9b55cc3d441a7e9fe2a3 [file] [log] [blame]
Simon Glass6854f872014-11-14 20:56:33 -07001/*
2 * Copyright (C) 2014 Google, Inc
3 *
4 * From coreboot, originally based on the Linux kernel (drivers/pci/pci.c).
5 *
6 * Modifications are:
7 * Copyright (C) 2003-2004 Linux Networx
8 * (Written by Eric Biederman <ebiederman@lnxi.com> for Linux Networx)
9 * Copyright (C) 2003-2006 Ronald G. Minnich <rminnich@gmail.com>
10 * Copyright (C) 2004-2005 Li-Ta Lo <ollie@lanl.gov>
11 * Copyright (C) 2005-2006 Tyan
12 * (Written by Yinghai Lu <yhlu@tyan.com> for Tyan)
13 * Copyright (C) 2005-2009 coresystems GmbH
14 * (Written by Stefan Reinauer <stepan@coresystems.de> for coresystems GmbH)
15 *
16 * PCI Bus Services, see include/linux/pci.h for further explanation.
17 *
18 * Copyright 1993 -- 1997 Drew Eckhardt, Frederic Potter,
19 * David Mosberger-Tang
20 *
21 * Copyright 1997 -- 1999 Martin Mares <mj@atrey.karlin.mff.cuni.cz>
22
23 * SPDX-License-Identifier: GPL-2.0
24 */
25
26#include <common.h>
27#include <bios_emul.h>
28#include <errno.h>
29#include <malloc.h>
30#include <pci.h>
31#include <pci_rom.h>
32#include <vbe.h>
33#include <video_fb.h>
34
35#ifdef CONFIG_HAVE_ACPI_RESUME
36#include <asm/acpi.h>
37#endif
38
39__weak bool board_should_run_oprom(pci_dev_t dev)
40{
41 return true;
42}
43
44static bool should_load_oprom(pci_dev_t dev)
45{
46#ifdef CONFIG_HAVE_ACPI_RESUME
47 if (acpi_get_slp_type() == 3)
48 return false;
49#endif
50 if (IS_ENABLED(CONFIG_ALWAYS_LOAD_OPROM))
51 return 1;
52 if (board_should_run_oprom(dev))
53 return 1;
54
55 return 0;
56}
57
58__weak uint32_t board_map_oprom_vendev(uint32_t vendev)
59{
60 return vendev;
61}
62
63static int pci_rom_probe(pci_dev_t dev, uint class,
64 struct pci_rom_header **hdrp)
65{
66 struct pci_rom_header *rom_header;
67 struct pci_rom_data *rom_data;
68 u16 vendor, device;
Simon Glass40305242014-12-29 19:32:23 -070069 u16 rom_vendor, rom_device;
Simon Glass6854f872014-11-14 20:56:33 -070070 u32 vendev;
71 u32 mapped_vendev;
72 u32 rom_address;
73
74 pci_read_config_word(dev, PCI_VENDOR_ID, &vendor);
75 pci_read_config_word(dev, PCI_DEVICE_ID, &device);
76 vendev = vendor << 16 | device;
77 mapped_vendev = board_map_oprom_vendev(vendev);
78 if (vendev != mapped_vendev)
79 debug("Device ID mapped to %#08x\n", mapped_vendev);
80
81#ifdef CONFIG_X86_OPTION_ROM_ADDR
82 rom_address = CONFIG_X86_OPTION_ROM_ADDR;
83#else
84 pci_write_config_dword(dev, PCI_ROM_ADDRESS, (u32)PCI_ROM_ADDRESS_MASK);
85 pci_read_config_dword(dev, PCI_ROM_ADDRESS, &rom_address);
86 if (rom_address == 0x00000000 || rom_address == 0xffffffff) {
87 debug("%s: rom_address=%x\n", __func__, rom_address);
88 return -ENOENT;
89 }
90
91 /* Enable expansion ROM address decoding. */
92 pci_write_config_dword(dev, PCI_ROM_ADDRESS,
93 rom_address | PCI_ROM_ADDRESS_ENABLE);
94#endif
95 debug("Option ROM address %x\n", rom_address);
96 rom_header = (struct pci_rom_header *)rom_address;
97
98 debug("PCI expansion ROM, signature %#04x, INIT size %#04x, data ptr %#04x\n",
Simon Glass40305242014-12-29 19:32:23 -070099 le16_to_cpu(rom_header->signature),
100 rom_header->size * 512, le16_to_cpu(rom_header->data));
Simon Glass6854f872014-11-14 20:56:33 -0700101
Simon Glass40305242014-12-29 19:32:23 -0700102 if (le16_to_cpu(rom_header->signature) != PCI_ROM_HDR) {
Simon Glass6854f872014-11-14 20:56:33 -0700103 printf("Incorrect expansion ROM header signature %04x\n",
Simon Glass40305242014-12-29 19:32:23 -0700104 le16_to_cpu(rom_header->signature));
Simon Glass6854f872014-11-14 20:56:33 -0700105 return -EINVAL;
106 }
107
Simon Glass40305242014-12-29 19:32:23 -0700108 rom_data = (((void *)rom_header) + le16_to_cpu(rom_header->data));
109 rom_vendor = le16_to_cpu(rom_data->vendor);
110 rom_device = le16_to_cpu(rom_data->device);
Simon Glass6854f872014-11-14 20:56:33 -0700111
112 debug("PCI ROM image, vendor ID %04x, device ID %04x,\n",
Simon Glass40305242014-12-29 19:32:23 -0700113 rom_vendor, rom_device);
Simon Glass6854f872014-11-14 20:56:33 -0700114
115 /* If the device id is mapped, a mismatch is expected */
Simon Glass40305242014-12-29 19:32:23 -0700116 if ((vendor != rom_vendor || device != rom_device) &&
Simon Glass6854f872014-11-14 20:56:33 -0700117 (vendev == mapped_vendev)) {
118 printf("ID mismatch: vendor ID %04x, device ID %04x\n",
Simon Glass40305242014-12-29 19:32:23 -0700119 rom_vendor, rom_device);
Simon Glassc5caba02014-12-29 19:32:27 -0700120 /* Continue anyway */
Simon Glass6854f872014-11-14 20:56:33 -0700121 }
122
123 debug("PCI ROM image, Class Code %04x%02x, Code Type %02x\n",
124 rom_data->class_hi, rom_data->class_lo, rom_data->type);
125
126 if (class != ((rom_data->class_hi << 8) | rom_data->class_lo)) {
127 debug("Class Code mismatch ROM %08x, dev %08x\n",
128 (rom_data->class_hi << 8) | rom_data->class_lo,
129 class);
130 }
131 *hdrp = rom_header;
132
133 return 0;
134}
135
136int pci_rom_load(uint16_t class, struct pci_rom_header *rom_header,
137 struct pci_rom_header **ram_headerp)
138{
139 struct pci_rom_data *rom_data;
140 unsigned int rom_size;
141 unsigned int image_size = 0;
142 void *target;
143
144 do {
145 /* Get next image, until we see an x86 version */
146 rom_header = (struct pci_rom_header *)((void *)rom_header +
147 image_size);
148
149 rom_data = (struct pci_rom_data *)((void *)rom_header +
Simon Glass40305242014-12-29 19:32:23 -0700150 le16_to_cpu(rom_header->data));
Simon Glass6854f872014-11-14 20:56:33 -0700151
Simon Glass40305242014-12-29 19:32:23 -0700152 image_size = le16_to_cpu(rom_data->ilen) * 512;
153 } while ((rom_data->type != 0) && (rom_data->indicator == 0));
Simon Glass6854f872014-11-14 20:56:33 -0700154
155 if (rom_data->type != 0)
156 return -EACCES;
157
158 rom_size = rom_header->size * 512;
159
Simon Glassbdc88d42014-12-29 19:32:24 -0700160#ifdef PCI_VGA_RAM_IMAGE_START
Simon Glass6854f872014-11-14 20:56:33 -0700161 target = (void *)PCI_VGA_RAM_IMAGE_START;
Simon Glassbdc88d42014-12-29 19:32:24 -0700162#else
163 target = (void *)malloc(rom_size);
164 if (!target)
165 return -ENOMEM;
166#endif
Simon Glass6854f872014-11-14 20:56:33 -0700167 if (target != rom_header) {
Simon Glassfba7eac2015-01-01 16:18:01 -0700168 ulong start = get_timer(0);
169
Simon Glass6854f872014-11-14 20:56:33 -0700170 debug("Copying VGA ROM Image from %p to %p, 0x%x bytes\n",
171 rom_header, target, rom_size);
172 memcpy(target, rom_header, rom_size);
173 if (memcmp(target, rom_header, rom_size)) {
174 printf("VGA ROM copy failed\n");
175 return -EFAULT;
176 }
Simon Glassfba7eac2015-01-01 16:18:01 -0700177 debug("Copy took %lums\n", get_timer(start));
Simon Glass6854f872014-11-14 20:56:33 -0700178 }
179 *ram_headerp = target;
180
181 return 0;
182}
183
184static struct vbe_mode_info mode_info;
185
186int vbe_get_video_info(struct graphic_device *gdev)
187{
188#ifdef CONFIG_FRAMEBUFFER_SET_VESA_MODE
189 struct vesa_mode_info *vesa = &mode_info.vesa;
190
191 gdev->winSizeX = vesa->x_resolution;
192 gdev->winSizeY = vesa->y_resolution;
193
194 gdev->plnSizeX = vesa->x_resolution;
195 gdev->plnSizeY = vesa->y_resolution;
196
197 gdev->gdfBytesPP = vesa->bits_per_pixel / 8;
198
199 switch (vesa->bits_per_pixel) {
200 case 24:
201 gdev->gdfIndex = GDF_32BIT_X888RGB;
202 break;
203 case 16:
204 gdev->gdfIndex = GDF_16BIT_565RGB;
205 break;
206 default:
207 gdev->gdfIndex = GDF__8BIT_INDEX;
208 break;
209 }
210
211 gdev->isaBase = CONFIG_SYS_ISA_IO_BASE_ADDRESS;
212 gdev->pciBase = vesa->phys_base_ptr;
213
214 gdev->frameAdrs = vesa->phys_base_ptr;
215 gdev->memSize = vesa->bytes_per_scanline * vesa->y_resolution;
216
217 gdev->vprBase = vesa->phys_base_ptr;
218 gdev->cprBase = vesa->phys_base_ptr;
219
Simon Glass23609c72015-01-01 16:18:00 -0700220 return gdev->winSizeX ? 0 : -ENOSYS;
Simon Glass6854f872014-11-14 20:56:33 -0700221#else
222 return -ENOSYS;
223#endif
224}
225
226int pci_run_vga_bios(pci_dev_t dev, int (*int15_handler)(void), bool emulate)
227{
228 struct pci_rom_header *rom, *ram;
229 int vesa_mode = -1;
230 uint16_t class;
231 int ret;
232
233 /* Only execute VGA ROMs */
234 pci_read_config_word(dev, PCI_CLASS_DEVICE, &class);
235 if ((class ^ PCI_CLASS_DISPLAY_VGA) & 0xff00) {
236 debug("%s: Class %#x, should be %#x\n", __func__, class,
237 PCI_CLASS_DISPLAY_VGA);
238 return -ENODEV;
239 }
240
241 if (!should_load_oprom(dev))
242 return -ENXIO;
243
244 ret = pci_rom_probe(dev, class, &rom);
245 if (ret)
246 return ret;
247
248 ret = pci_rom_load(class, rom, &ram);
249 if (ret)
250 return ret;
251
252 if (!board_should_run_oprom(dev))
253 return -ENXIO;
254
255#if defined(CONFIG_FRAMEBUFFER_SET_VESA_MODE) && \
256 defined(CONFIG_FRAMEBUFFER_VESA_MODE)
257 vesa_mode = CONFIG_FRAMEBUFFER_VESA_MODE;
258#endif
Simon Glass9a99caf2015-01-01 16:18:05 -0700259 debug("Selected vesa mode %#x\n", vesa_mode);
Simon Glass6854f872014-11-14 20:56:33 -0700260 if (emulate) {
261#ifdef CONFIG_BIOSEMU
262 BE_VGAInfo *info;
263
264 ret = biosemu_setup(dev, &info);
265 if (ret)
266 return ret;
267 biosemu_set_interrupt_handler(0x15, int15_handler);
268 ret = biosemu_run(dev, (uchar *)ram, 1 << 16, info, true,
269 vesa_mode, &mode_info);
270 if (ret)
271 return ret;
272#else
273 printf("BIOS emulation not available - see CONFIG_BIOSEMU\n");
274 return -ENOSYS;
275#endif
276 } else {
277#ifdef CONFIG_X86
278 bios_set_interrupt_handler(0x15, int15_handler);
279
280 bios_run_on_x86(dev, (unsigned long)ram, vesa_mode,
281 &mode_info);
282#else
283 printf("BIOS native execution is only available on x86\n");
284 return -ENOSYS;
285#endif
286 }
Simon Glass9a99caf2015-01-01 16:18:05 -0700287 debug("Final vesa mode %#x\n", mode_info.video_mode);
Simon Glass6854f872014-11-14 20:56:33 -0700288
289 return 0;
290}