blob: 064749e2d6d67b057a1df42cc723db1654ae7341 [file] [log] [blame]
wdenk48c00102002-10-26 17:39:47 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2002-2005
3 * Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
wdenk48c00102002-10-26 17:39:47 +00004 * (C) Copyright 2002
5 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
6 * Marius Groeger <mgroeger@sysgo.de>
Detlev Zundel792a09e2009-05-13 10:54:10 +02007 * Gary Jennejohn <garyj@denx.de>
wdenk48c00102002-10-26 17:39:47 +00008 *
9 * Configuation settings for the SAMSUNG board.
10 *
11 * See file CREDITS for list of people who contributed to this
12 * project.
13 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 */
29
30#ifndef __CONFIG_H
31#define __CONFIG_H
32
33/*
wdenk48c00102002-10-26 17:39:47 +000034 * High Level Configuration Options
35 * (easy to change)
36 */
kevin.morfitt@fearnside-systems.co.ukac678042009-11-17 18:30:34 +090037#define CONFIG_ARM920T 1 /* This is an ARM920T core */
38#define CONFIG_S3C24X0 1 /* in a SAMSUNG S3C24x0-type SoC */
39#define CONFIG_S3C2400 1 /* specifically a SAMSUNG S3C2400 SoC */
40#define CONFIG_SMDK2400 1 /* on an SAMSUNG SMDK2400 Board */
wdenk48c00102002-10-26 17:39:47 +000041
42/* input clock of PLL */
wdenk7f6c2cb2002-11-10 22:06:23 +000043#define CONFIG_SYS_CLK_FREQ 12000000 /* SMDK2400 has 12 MHz input clock */
wdenk48c00102002-10-26 17:39:47 +000044#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
45
46#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
47#define CONFIG_SETUP_MEMORY_TAGS 1
48#define CONFIG_INITRD_TAG 1
49
50
51/*
52 * Size of malloc() pool
53 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
wdenk48c00102002-10-26 17:39:47 +000055
56/*
57 * Hardware drivers
58 */
Ben Warrenb1c0eaa2009-08-25 13:09:37 -070059#define CONFIG_NET_MULTI
60#define CONFIG_CS8900 /* we have a CS8900 on-board */
61#define CONFIG_CS8900_BASE 0x07000300 /* agrees with WIN CE PA */
62#define CONFIG_CS8900_BUS16 /* the Linux driver does accesses as shorts */
wdenk48c00102002-10-26 17:39:47 +000063
64/*
65 * select serial console configuration
66 */
Jean-Christophe PLAGNIOL-VILLARD300f99f2009-03-30 18:58:39 +020067#define CONFIG_S3C24X0_SERIAL
wdenk48c00102002-10-26 17:39:47 +000068#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on SAMSUNG */
69
70#undef CONFIG_HWFLOW /* include RTS/CTS flow control support */
71
72#undef CONFIG_MODEM_SUPPORT /* enable modem initialization stuff */
73
74/*
75 * The following enables modem debugging stuff. The dbg() and
76 * 'char screen[1024]' are used for debug printfs. Unfortunately,
77 * it is usable only from BDI
78 */
79#undef CONFIG_MODEM_SUPPORT_DEBUG
80
81/* allow to overwrite serial and ethaddr */
82#define CONFIG_ENV_OVERWRITE
83
84#define CONFIG_BAUDRATE 115200
85
86#define CONFIG_TIMESTAMP 1 /* Print timestamp info for images */
87
wdenk48b42612003-06-19 23:01:32 +000088/* Use s3c2400's RTC */
89#define CONFIG_RTC_S3C24X0 1
90
Jon Loeliger46da1e92007-07-04 22:33:30 -050091
92/*
Jon Loeliger079a1362007-07-10 10:12:10 -050093 * BOOTP options
94 */
95#define CONFIG_BOOTP_BOOTFILESIZE
96#define CONFIG_BOOTP_BOOTPATH
97#define CONFIG_BOOTP_GATEWAY
98#define CONFIG_BOOTP_HOSTNAME
99
100
101/*
Jon Loeliger46da1e92007-07-04 22:33:30 -0500102 * Command line configuration.
103 */
104#include <config_cmd_default.h>
105
106#define CONFIG_CMD_DATE
107#define CONFIG_CMD_SNTP
108
109#if defined(CONFIG_HWFLOW)
110 #define CONFIG_CONFIG_HWFLOW
wdenk48c00102002-10-26 17:39:47 +0000111#endif
112
Jon Loeliger46da1e92007-07-04 22:33:30 -0500113#if !defined(USE_920T_MMU)
114 #undef CONFIG_CMD_CACHE
wdenk48c00102002-10-26 17:39:47 +0000115#endif
116
wdenk48c00102002-10-26 17:39:47 +0000117
118#define CONFIG_BOOTDELAY 3
wdenk48c00102002-10-26 17:39:47 +0000119#define CONFIG_NETMASK 255.255.255.0
120#define CONFIG_IPADDR 134.98.93.36
121#define CONFIG_SERVERIP 134.98.93.22
wdenk48c00102002-10-26 17:39:47 +0000122
Jon Loeliger46da1e92007-07-04 22:33:30 -0500123#if defined(CONFIG_CMD_KGDB)
wdenk48c00102002-10-26 17:39:47 +0000124#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
125/* what's this ? it's not used anywhere */
126#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
127#endif
128
129/*
130 * Miscellaneous configurable options
131 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_LONGHELP /* undef to save memory */
133#define CONFIG_SYS_PROMPT "SMDK2400 # " /* Monitor Command Prompt */
134#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
135#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
136#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
137#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk48c00102002-10-26 17:39:47 +0000138
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_MEMTEST_START 0x0c000000 /* memtest works on */
140#define CONFIG_SYS_MEMTEST_END 0x0e000000 /* 32 MB in DRAM */
wdenk48c00102002-10-26 17:39:47 +0000141
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_LOAD_ADDR 0x0cf00000 /* default load address */
wdenk48c00102002-10-26 17:39:47 +0000143
kevin.morfitt@fearnside-systems.co.ukcd856622009-09-06 00:33:13 +0900144#define CONFIG_SYS_HZ 1000
wdenk48c00102002-10-26 17:39:47 +0000145
146/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenk48c00102002-10-26 17:39:47 +0000148
149/*-----------------------------------------------------------------------
150 * Stack sizes
151 *
152 * The stack sizes are set up in start.S using the settings below
153 */
154#define CONFIG_STACKSIZE (128*1024) /* regular stack */
155#ifdef CONFIG_USE_IRQ
156#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
157#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
158#endif
159
160/*-----------------------------------------------------------------------
161 * Physical Memory Map
162 */
163#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
164#define PHYS_SDRAM_1 0x0c000000 /* SDRAM Bank #1 */
165#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
166
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_FLASH_BASE 0x00000000 /* Flash Bank #1 */
wdenk48c00102002-10-26 17:39:47 +0000168
169/*-----------------------------------------------------------------------
170 * FLASH and environment organization
171 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
173#define CONFIG_SYS_MAX_FLASH_SECT (64) /* max number of sectors on one chip */
wdenk48c00102002-10-26 17:39:47 +0000174
175/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_FLASH_ERASE_TOUT (5*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
177#define CONFIG_SYS_FLASH_WRITE_TOUT (5*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenk48c00102002-10-26 17:39:47 +0000178
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200179#define CONFIG_ENV_IS_IN_FLASH 1
wdenk48c00102002-10-26 17:39:47 +0000180
181/* Address and size of Primary Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200182#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x40000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200183#define CONFIG_ENV_SIZE 0x40000
wdenk48c00102002-10-26 17:39:47 +0000184
185/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200186#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SIZE)
187#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenk48c00102002-10-26 17:39:47 +0000188
189#endif /* __CONFIG_H */