blob: d493a5dd8f753c9e01b103cb8d6e1beadfacf235 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2* Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
3*
4* See file CREDITS for list of people who contributed to this
5* project.
6*
7* This program is free software; you can redistribute it and/or
8* modify it under the terms of the GNU General Public License as
9* published by the Free Software Foundation; either version 2 of
10* the License, or (at your option) any later version.
11*
12* This program is distributed in the hope that it will be useful,
13* but WITHOUT ANY WARRANTY; without even the implied warranty of
14* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15* GNU General Public License for more details.
16*
17* You should have received a copy of the GNU General Public License
18* along with this program; if not, write to the Free Software
19* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20* MA 02111-1307 USA
21*/
22
23/*
24 * Interrupt vector number definitions to ease the
25 * 405 -- 440 porting pain ;-)
26 *
27 * NOTE: They're not all here yet ... update as needed.
28 *
29 */
30
31#ifndef _VECNUMS_H_
32#define _VECNUMS_H_
33
34#if defined(CONFIG_440)
35
36/* UIC 0 */
37#define VECNUM_U0 0 /* UART0 */
38#define VECNUM_U1 1 /* UART1 */
39#define VECNUM_IIC0 2 /* IIC0 */
40#define VECNUM_IIC1 3 /* IIC1 */
41#define VECNUM_PIM 4 /* PCI inbound message */
42#define VECNUM_PCRW 5 /* PCI command reg write */
43#define VECNUM_PPM 6 /* PCI power management */
44#define VECNUM_MSI0 7 /* PCI MSI level 0 */
45#define VECNUM_MSI1 8 /* PCI MSI level 0 */
46#define VECNUM_MSI2 9 /* PCI MSI level 0 */
47#define VECNUM_MTE 10 /* MAL TXEOB */
48#define VECNUM_MRE 11 /* MAL RXEOB */
49#define VECNUM_D0 12 /* DMA channel 0 */
50#define VECNUM_D1 13 /* DMA channel 1 */
51#define VECNUM_D2 14 /* DMA channel 2 */
52#define VECNUM_D3 15 /* DMA channel 3 */
53#define VECNUM_CT0 18 /* GPT compare timer 0 */
54#define VECNUM_CT1 19 /* GPT compare timer 1 */
55#define VECNUM_CT2 20 /* GPT compare timer 2 */
56#define VECNUM_CT3 21 /* GPT compare timer 3 */
57#define VECNUM_CT4 22 /* GPT compare timer 4 */
58#define VECNUM_EIR0 23 /* External interrupt 0 */
59#define VECNUM_EIR1 24 /* External interrupt 1 */
60#define VECNUM_EIR2 25 /* External interrupt 2 */
61#define VECNUM_EIR3 26 /* External interrupt 3 */
62#define VECNUM_EIR4 27 /* External interrupt 4 */
63#define VECNUM_EIR5 28 /* External interrupt 5 */
64#define VECNUM_EIR6 29 /* External interrupt 6 */
65#define VECNUM_UIC1NC 30 /* UIC1 non-critical interrupt */
66#define VECNUM_UIC1C 31 /* UIC1 critical interrupt */
67
68/* UIC 1 */
69#define VECNUM_MS (32 + 0 ) /* MAL SERR */
70#define VECNUM_TXDE (32 + 1 ) /* MAL TXDE */
71#define VECNUM_RXDE (32 + 2 ) /* MAL RXDE */
72#define VECNUM_ETH0 (32 + 28) /* Ethernet 0 interrupt status */
73#define VECNUM_EWU0 (32 + 29) /* Ethernet 0 wakeup */
74
75#else /* !defined(CONFIG_440) */
76
77#define VECNUM_U0 0 /* UART0 */
78#define VECNUM_U1 1 /* UART1 */
79#define VECNUM_D0 5 /* DMA channel 0 */
80#define VECNUM_D1 6 /* DMA channel 1 */
81#define VECNUM_D2 7 /* DMA channel 2 */
82#define VECNUM_D3 8 /* DMA channel 3 */
83#define VECNUM_EWU0 9 /* Ethernet wakeup */
84#define VECNUM_MS 10 /* MAL SERR */
85#define VECNUM_MTE 11 /* MAL TXEOB */
86#define VECNUM_MRE 12 /* MAL RXEOB */
87#define VECNUM_TXDE 13 /* MAL TXDE */
88#define VECNUM_RXDE 14 /* MAL RXDE */
89#define VECNUM_ETH0 15 /* Ethernet interrupt status */
90#define VECNUM_EIR0 25 /* External interrupt 0 */
91#define VECNUM_EIR1 26 /* External interrupt 1 */
92#define VECNUM_EIR2 27 /* External interrupt 2 */
93#define VECNUM_EIR3 28 /* External interrupt 3 */
94#define VECNUM_EIR4 29 /* External interrupt 4 */
95#define VECNUM_EIR5 30 /* External interrupt 5 */
96#define VECNUM_EIR6 31 /* External interrupt 6 */
97
98#endif /* defined(CONFIG_440) */
99
100#endif /* _VECNUMS_H_ */