blob: 7807eb17acfef12e13b65d8b83da3909c4175341 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Wolfgang Denkad5bb452007-03-06 18:08:43 +01002/*
3 * (C) Copyright 2002
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
Wolfgang Denkad5bb452007-03-06 18:08:43 +01005 */
6
7#include <common.h>
Simon Glass36bf4462019-11-14 12:57:42 -07008#include <irq_func.h>
Wolfgang Denkad5bb452007-03-06 18:08:43 +01009
10/*
11 * CPU test
12 * Load/store multiple word instructions: lmw, stmw
13 *
Wolfgang Denk7ddd4472011-12-23 01:29:12 +000014 * 27 consecutive words are loaded from a source memory buffer
15 * into GPRs r5 through r31. After that, 27 consecutive words are stored
16 * from the GPRs r5 through r31 into a target memory buffer. The contents
Wolfgang Denkad5bb452007-03-06 18:08:43 +010017 * of the source and target buffers are then compared.
18 */
19
Wolfgang Denkad5bb452007-03-06 18:08:43 +010020#include <post.h>
21#include "cpu_asm.h"
22
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020023#if CONFIG_POST & CONFIG_SYS_POST_CPU
Wolfgang Denkad5bb452007-03-06 18:08:43 +010024
Wolfgang Denka63aec52011-12-23 01:29:10 +000025extern void cpu_post_exec_02(ulong *code, ulong op1, ulong op2);
Wolfgang Denkad5bb452007-03-06 18:08:43 +010026
Wolfgang Denka63aec52011-12-23 01:29:10 +000027int cpu_post_test_multi(void)
Wolfgang Denkad5bb452007-03-06 18:08:43 +010028{
Wolfgang Denka63aec52011-12-23 01:29:10 +000029 int ret = 0;
30 unsigned int i;
Wolfgang Denk7ddd4472011-12-23 01:29:12 +000031 ulong src[27], dst[27];
Wolfgang Denka63aec52011-12-23 01:29:10 +000032 int flag = disable_interrupts();
Wolfgang Denkad5bb452007-03-06 18:08:43 +010033
Wolfgang Denk38081ff2011-12-23 01:29:11 +000034 ulong code[] = {
35 ASM_LMW(5, 3, 0), /* lmw r5, 0(r3) */
36 ASM_STMW(5, 4, 0), /* stmr r5, 0(r4) */
37 ASM_BLR, /* blr */
38 };
Wolfgang Denkad5bb452007-03-06 18:08:43 +010039
Wolfgang Denk38081ff2011-12-23 01:29:11 +000040 for (i = 0; i < ARRAY_SIZE(src); ++i) {
41 src[i] = i;
42 dst[i] = 0;
Wolfgang Denkad5bb452007-03-06 18:08:43 +010043 }
44
Wolfgang Denk38081ff2011-12-23 01:29:11 +000045 cpu_post_exec_02(code, (ulong) src, (ulong) dst);
46
47 ret = memcmp(src, dst, sizeof(dst)) == 0 ? 0 : -1;
48
Wolfgang Denka63aec52011-12-23 01:29:10 +000049 if (ret != 0)
50 post_log("Error at multi test !\n");
Wolfgang Denkad5bb452007-03-06 18:08:43 +010051
Wolfgang Denka63aec52011-12-23 01:29:10 +000052 if (flag)
53 enable_interrupts();
Wolfgang Denkad5bb452007-03-06 18:08:43 +010054
Wolfgang Denka63aec52011-12-23 01:29:10 +000055 return ret;
Wolfgang Denkad5bb452007-03-06 18:08:43 +010056}
57
58#endif