Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / c8545d2bba368feaf317d17df08ab5d780b27326 / . / configs / ls2080aqds_qspi_defconfig
blob: 0b54bc999e7b0aac8df26a322066cf1377267fdf [file] [log] [blame]
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]1CONFIG_ARM=y
Peng Fanabf8d962022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=25000000
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]3CONFIG_GIC_V3_ITS=y
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]4CONFIG_TARGET_LS2080AQDS=y
Simon Glass98463902022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x20100000
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]6CONFIG_SYS_MALLOC_LEN=0x202000
Tom Rinie0568922022-04-07 12:33:23 -0400[diff] [blame]7CONFIG_SYS_MALLOC_F_LEN=0x400
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=3
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]9CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
10CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1800fff0
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]11CONFIG_ENV_SIZE=0x2000
12CONFIG_ENV_OFFSET=0x300000
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]13CONFIG_ENV_SECT_SIZE=0x40000
Tom Rinif7d0ae92020-07-28 08:46:52 -0400[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="fsl-ls2080a-qds"
Tom Rinic90e1892023-05-29 10:43:26 -0400[diff] [blame]15CONFIG_SYS_MONITOR_LEN=1048576
Tom Rinic960c0f2023-05-01 11:50:26 -0400[diff] [blame]16CONFIG_PCI=y
Tom Riniea92f952022-07-07 14:12:07 -0400[diff] [blame]17CONFIG_AHCI=y
Tom Rinidf59b7d2021-07-26 21:10:37 -0400[diff] [blame]18CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rinid43cd482022-03-30 18:07:32 -0400[diff] [blame]19CONFIG_FSL_QIXIS=y
Alper Nebi Yasaka8c281d2022-01-29 18:25:30 +0300[diff] [blame]20CONFIG_REMAKE_ELF=y
Tom Rini54c5c2b2022-01-24 21:08:41 +0000[diff] [blame]21CONFIG_MP=y
Tom Riniec6f06b2023-10-02 13:58:20 -0400[diff] [blame]22CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]23CONFIG_FIT=y
24CONFIG_FIT_VERBOSE=y
Tom Rini6f0aea32016-06-27 22:40:17 -0400[diff] [blame]25CONFIG_QSPI_BOOT=y
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]26CONFIG_BOOTDELAY=10
Tom Riniec6f06b2023-10-02 13:58:20 -0400[diff] [blame]27CONFIG_OF_BOARD_SETUP=y
28CONFIG_OF_STDOUT_VIA_ALIAS=y
Sam Protsenko5abc1a42017-08-14 20:22:17 +0300[diff] [blame]29CONFIG_USE_BOOTARGS=y
30CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 ramdisk_size=0x2000000 default_hugepagesz=2m hugepagesz=2m hugepages=256"
Tom Rini970bf862021-11-10 09:11:40 -0500[diff] [blame]31CONFIG_BOOTCOMMAND="fsl_mc apply dpl 0x580d00000 && cp.b $kernel_start $kernel_load $kernel_size && bootm $kernel_load"
Tom Rini42fb4482024-01-03 09:26:16 -0500[diff] [blame]32CONFIG_SYS_PBSIZE=532
Tom Rini29cc2b52022-03-18 08:38:20 -0400[diff] [blame]33CONFIG_RESET_PHY_R=y
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]34CONFIG_CMD_GREPENV=y
Simon Glassa1dc9802017-05-17 03:25:10 -0600[diff] [blame]35CONFIG_CMD_EEPROM=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]36CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
37CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]38CONFIG_CMD_GPT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]39CONFIG_CMD_I2C=y
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]40CONFIG_CMD_MMC=y
Tom Rini8f1a80e2017-07-28 21:31:42 -0400[diff] [blame]41CONFIG_CMD_NAND=y
Simon Glass6500ec72017-08-04 16:34:34 -0600[diff] [blame]42CONFIG_CMD_PCI=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]43CONFIG_CMD_USB=y
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]44# CONFIG_CMD_SETEXPR is not set
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]45CONFIG_CMD_CACHE=y
Chris Packhamc9032ce2017-04-29 15:20:28 +1200[diff] [blame]46CONFIG_CMD_DATE=y
Patrick Delaunay1acc0082017-01-27 11:00:38 +0100[diff] [blame]47# CONFIG_ISO_PARTITION is not set
Tom Rini6f0aea32016-06-27 22:40:17 -0400[diff] [blame]48CONFIG_OF_CONTROL=y
49CONFIG_OF_EMBED=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]50CONFIG_ENV_OVERWRITE=y
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]51CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]52CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini0e14cdf2022-03-11 09:12:07 -0500[diff] [blame]53CONFIG_USE_ETHPRIME=y
54CONFIG_ETHPRIME="DPMAC1@xgmii"
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]55CONFIG_NET_RANDOM_ETHADDR=y
Simon Glass6edb5dd2022-01-31 07:49:33 -0700[diff] [blame]56CONFIG_SATA=y
Peng Maa4707dd2019-01-30 19:17:44 +0800[diff] [blame]57CONFIG_SATA_CEVA=y
Tom Rini28522672017-03-01 16:51:58 -0500[diff] [blame]58CONFIG_FSL_CAAM=y
Tom Riniefb5dab72021-08-21 13:50:17 -0400[diff] [blame]59CONFIG_DYNAMIC_DDR_CLK_FREQ=y
Tom Rini388de0f2022-03-30 18:07:31 -0400[diff] [blame]60CONFIG_DIMM_SLOTS_PER_CTLR=2
Tom Rinid0748892022-07-31 21:08:22 -0400[diff] [blame]61CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS=2
Tom Rini95372162021-08-21 13:50:18 -0400[diff] [blame]62CONFIG_DDR_ECC=y
63CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rini78475d22022-07-23 13:05:12 -0400[diff] [blame]64CONFIG_SYS_FSL_DDR_INTLV_256B=y
Tom Rini55dabcc2021-08-18 23:12:24 -0400[diff] [blame]65CONFIG_SYS_I2C_LEGACY=y
Tom Rini52c7e372021-08-18 23:12:25 -0400[diff] [blame]66CONFIG_SYS_I2C_EARLY_INIT=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]67CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six07dea2e2018-03-28 14:38:19 +0200[diff] [blame]68CONFIG_FSL_ESDHC=y
Tom Rini7e7d04a2022-06-16 14:04:38 -0400[diff] [blame]69CONFIG_ESDHC_DETECT_QUIRK=y
Miquel Raynald4c2f6b2019-10-03 19:50:07 +0200[diff] [blame]70CONFIG_MTD=y
71CONFIG_MTD_RAW_NAND=y
Tom Rini53f06132021-09-22 14:50:37 -0400[diff] [blame]72CONFIG_NAND_FSL_IFC=y
Tom Rinic0ad62c2021-09-22 14:50:34 -0400[diff] [blame]73CONFIG_SYS_NAND_ONFI_DETECTION=y
Tom Rini4d3495d2022-11-12 17:36:47 -0500[diff] [blame]74CONFIG_SYS_NAND_MAX_OOBFREE=2
75CONFIG_SYS_NAND_MAX_ECCPOS=256
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]76CONFIG_DM_SPI_FLASH=y
Rajat Srivastava49d88392019-04-24 18:15:12 +0530[diff] [blame]77# CONFIG_SPI_FLASH_BAR is not set
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]78CONFIG_SPI_FLASH_SPANSION=y
Alexandru Gagniuc3146f0c2017-08-01 17:19:59 -0700[diff] [blame]79CONFIG_PHYLIB=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]80CONFIG_PHYLIB_10G=y
81CONFIG_PHY_REALTEK=y
82CONFIG_PHY_TERANETICS=y
83CONFIG_PHY_VITESSE=y
Tom Rini612f7a62022-07-23 13:05:10 -0400[diff] [blame]84CONFIG_FSL_MEMAC=y
85CONFIG_SYS_MEMAC_LITTLE_ENDIAN=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]86CONFIG_PHY_GIGE=y
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]87CONFIG_E1000=y
Adam Fordd7869b22018-07-20 23:03:57 -0500[diff] [blame]88CONFIG_MII=y
Mark Kettenis045474b2022-01-22 20:38:11 +0100[diff] [blame]89CONFIG_NVME_PCI=y
Tom Rini8728c972017-03-13 13:48:42 -0400[diff] [blame]90CONFIG_DM_PCI_COMPAT=y
Hou Zhiqianged188aa2020-07-09 23:31:42 +0800[diff] [blame]91CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]92CONFIG_RTC_ENABLE_32KHZ_OUTPUT=y
Tom Riniea467ea2022-11-19 18:45:31 -0500[diff] [blame]93CONFIG_RTC_DS3231=y
Tom Rini9591b632022-12-04 09:39:03 -0500[diff] [blame]94CONFIG_SYS_NS16550_SERIAL=y
Adam Fordf1b1f772018-04-15 13:51:26 -0400[diff] [blame]95CONFIG_SPI=y
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]96CONFIG_DM_SPI=y
Tom Rini6f0aea32016-06-27 22:40:17 -0400[diff] [blame]97CONFIG_FSL_QSPI=y
Yuan Yaoa646f662016-06-08 18:25:00 +0800[diff] [blame]98CONFIG_USB=y
99CONFIG_USB_XHCI_HCD=y
100CONFIG_USB_XHCI_DWC3=y