blob: 74bab5fc4c1fe0bf41d60f227f0afd24fae3a496 [file] [log] [blame]
wdenk2d1a5372004-02-23 19:30:57 +00001/*
2 * (C) Copyright 2004
3 * IMMS, gGmbH <www.imms.de>
4 * Thomas Elste <info@elste.org>
5 *
6 * Configuation settings for ModNET50 board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/*
wdenk2d1a5372004-02-23 19:30:57 +000031 * High Level Configuration Options
32 * (easy to change)
33 */
34#define CONFIG_ARM7 1 /* This is a ARM7 CPU */
35#define CONFIG_ARM_THUMB 1 /* this is an ARM720TDMI */
36#define CONFIG_NETARM /* it's a Netsiclicon NET+ARM */
37#undef CONFIG_NETARM_NET40_REV2 /* it's a Net+40 Rev. 2 */
38#undef CONFIG_NETARM_NET40_REV4 /* it's a Net+40 Rev. 4 */
39#define CONFIG_NETARM_NET50 /* it's a Net+50 */
40
41#define CONFIG_MODNET50 1 /* on an ModNET50 Board */
42
43#undef CONFIG_USE_IRQ /* don't need them anymore */
44
45/*
46 * Size of malloc() pool
47 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
49#define CONFIG_SYS_GBL_DATA_SIZE 128
wdenk2d1a5372004-02-23 19:30:57 +000050
51/*
52 * Hardware drivers
53 */
54#define CONFIG_DRIVER_NETARMETH 1
55
56/*
57 * select serial console configuration
58 */
Jean-Christophe PLAGNIOL-VILLARD9ea91c92009-03-29 23:01:41 +020059#define CONFIG_NETARM_SERIAL
wdenk2d1a5372004-02-23 19:30:57 +000060#define CONFIG_SERIAL1 1 /* we use Serial line 1 */
61
62/* allow to overwrite serial and ethaddr */
63#define CONFIG_ENV_OVERWRITE
64
65#define CONFIG_BAUDRATE 38400
66
Jon Loeliger2fd90ce2007-07-09 21:48:26 -050067/*
68 * BOOTP options
69 */
70#define CONFIG_BOOTP_SUBNETMASK
71#define CONFIG_BOOTP_GATEWAY
72#define CONFIG_BOOTP_HOSTNAME
73#define CONFIG_BOOTP_BOOTPATH
74#define CONFIG_BOOTP_BOOTFILESIZE
wdenk2d1a5372004-02-23 19:30:57 +000075
wdenk2d1a5372004-02-23 19:30:57 +000076
Jon Loeliger5dc11a52007-07-04 22:33:01 -050077/*
78 * Command line configuration.
79 */
80#include <config_cmd_default.h>
81
82#define CONFIG_CMD_JFFS2
83
wdenk2d1a5372004-02-23 19:30:57 +000084
85#define CONFIG_NETMASK 255.255.255.0
86#define CONFIG_IPADDR 192.168.30.2
87#define CONFIG_SERVERIP 192.168.30.122
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020088#define CONFIG_SYS_ETH_PHY_ADDR 0x100
wdenk2d1a5372004-02-23 19:30:57 +000089#define CONFIG_CMDLINE_TAG /* submit bootargs to kernel */
90
91/*#define CONFIG_BOOTDELAY 10*/
92/* args and cmd for uClinux-image @ 0x10020000, ramdisk-image @ 0x100a0000 */
93#define CONFIG_BOOTCOMMAND "bootm 0x10020000 0x100a0000"
Wolfgang Denk53677ef2008-05-20 16:00:29 +020094#define CONFIG_BOOTARGS "console=ttyS0,38400 initrd=0x100a0040,530K " \
95 "root=/dev/ram keepinitrd"
wdenk2d1a5372004-02-23 19:30:57 +000096
Jon Loeliger5dc11a52007-07-04 22:33:01 -050097#if defined(CONFIG_CMD_KGDB)
wdenk2d1a5372004-02-23 19:30:57 +000098#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
99#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
100#endif
101
102/*
103 * Miscellaneous configurable options
104 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_LONGHELP /* undef to save memory */
106#define CONFIG_SYS_PROMPT "modnet50 # " /* Monitor Command Prompt */
107#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
108#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
109#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
110#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk2d1a5372004-02-23 19:30:57 +0000111
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#define CONFIG_SYS_MEMTEST_START 0x00400000 /* memtest works on */
113#define CONFIG_SYS_MEMTEST_END 0x00800000 /* 4 ... 8 MB in DRAM */
wdenk2d1a5372004-02-23 19:30:57 +0000114
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#define CONFIG_SYS_LOAD_ADDR 0x00500000 /* default load address */
wdenk2d1a5372004-02-23 19:30:57 +0000116
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_HZ 900 /* decrementer freq: 2 kHz */
wdenk2d1a5372004-02-23 19:30:57 +0000118
119 /* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenk2d1a5372004-02-23 19:30:57 +0000121
122/*-----------------------------------------------------------------------
123 * Stack sizes
124 *
125 * The stack sizes are set up in start.S using the settings below
126*/
127#define CONFIG_STACKSIZE (128*1024) /* regular stack */
128#ifdef CONFIG_USE_IRQ
129#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
130#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
131#endif
132
133/*-----------------------------------------------------------------------
134 * Physical Memory Map
135 */
136#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 banks of DRAM */
137#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
138#define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
139#define PHYS_SDRAM_2 0x01000000 /* SDRAM Bank #1 */
140#define PHYS_SDRAM_2_SIZE 0x01000000 /* 16 MB */
141
142#define PHYS_FLASH_1 0x10000000 /* Flash Bank #1 */
143#define PHYS_FLASH_1_SIZE 0x00200000 /* 2 MB (one chip only, 16bit access) */
144
145#define PHYS_FLASH_2 0x10200001
146#define PHYS_FLASH_2_SIZE 0x00200000
147
148#define CONFIG_NETARM_EEPROM
149/* #ifdef CONFIG_NETARM_EEPROM */
150#define PHYS_NVRAM_1 0x20000000 /* EEPROM Bank #1 */
151#define PHYS_NVRAM_SIZE 0x00002000 /* 8 KB */
152/* #endif */
153
154#define PHYS_EXT_1 0x30000000 /* Extensions Bank #1 */
155#define PHYS_EXT_SIZE 0x01000000 /* 32 MB memory mapped I/O */
156
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
158#define CONFIG_SYS_FLASH_SIZE PHYS_FLASH_1_SIZE
wdenk2d1a5372004-02-23 19:30:57 +0000159
160/*-----------------------------------------------------------------------
161 * FLASH and environment organization
162 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
164#define CONFIG_SYS_MAX_FLASH_SECT 35 /* max number of sectors on one chip */
165#define CONFIG_SYS_MAIN_SECT_SIZE 0x00010000 /* main size of sectors on one chip */
wdenk2d1a5372004-02-23 19:30:57 +0000166
167/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
169#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenk2d1a5372004-02-23 19:30:57 +0000170
171/* environment settings */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200172#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200173#undef CONFIG_ENV_IS_NOWHERE
wdenk2d1a5372004-02-23 19:30:57 +0000174
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200175#define CONFIG_ENV_ADDR 0x1001C000 /* environment start address */
176#define CONFIG_ENV_SECT_SIZE 0x10000 /* Total Size of Environment Sector */
177#define CONFIG_ENV_SIZE 0x4000 /* max size for environment */
wdenk2d1a5372004-02-23 19:30:57 +0000178
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200179/*
180 * JFFS2 partitions
181 *
182 */
183/* No command line, one static partition, whole device */
Stefan Roese68d7d652009-03-19 13:30:36 +0100184#undef CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200185#define CONFIG_JFFS2_DEV "nor0"
186#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
187#define CONFIG_JFFS2_PART_OFFSET 0x00080000
188
189/* mtdparts command line support */
190/* Note: fake mtd_id used, no linux mtd map file */
191/*
Stefan Roese68d7d652009-03-19 13:30:36 +0100192#define CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200193#define MTDIDS_DEFAULT "nor0=modnet50-0"
194#define MTDPARTS_DEFAULT "mtdparts=modnet50-0:-@512k(jffs2)"
195*/
wdenk2d1a5372004-02-23 19:30:57 +0000196
197#endif /* __CONFIG_H */