blob: 2186f21f7ada18d66d8b9dcd35597e6d21d0fb6e [file] [log] [blame]
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +09001/*
2 * Configuation settings for the Renesas SH7763RDP board
3 *
4 * Copyright (C) 2008 Renesas Solutions Corp.
5 * Copyright (C) 2008 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +09008 */
9
10#ifndef __SH7763RDP_H
11#define __SH7763RDP_H
12
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090013#define CONFIG_CPU_SH7763 1
14#define CONFIG_SH7763RDP 1
15#define __LITTLE_ENDIAN 1
16
17/*
18 * Command line configuration.
19 */
20#define CONFIG_CMD_SDRAM
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090021
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090022#define CONFIG_BOOTARGS "console=ttySC2,115200 root=1f01"
23#define CONFIG_ENV_OVERWRITE 1
24
Vladimir Zapolskiy18a40e82016-11-28 00:15:30 +020025#define CONFIG_DISPLAY_BOARDINFO
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090026#undef CONFIG_SHOW_BOOT_PROGRESS
27
28/* SCIF */
Jean-Christophe PLAGNIOL-VILLARD6c58a032008-08-13 01:40:38 +020029#define CONFIG_SCIF_CONSOLE 1
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090030#define CONFIG_CONS_SCIF2 1
31
Nobuhiro Iwamatsu00cb2e32011-01-17 20:53:29 +090032#define CONFIG_SYS_TEXT_BASE 0x8FFC0000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020033#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020034#define CONFIG_SYS_CBSIZE 256 /* Buffer size for input from the Console */
35#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
36#define CONFIG_SYS_MAXARGS 16 /* max args accepted for monitor commands */
37#define CONFIG_SYS_BARGSIZE 512 /* Buffer size for Boot Arguments
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090038 passed to kernel */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020039#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090040 settings for this board */
41
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090042/* SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#define CONFIG_SYS_SDRAM_BASE (0x8C000000)
44#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
45#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
46#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090047
48/* Flash(NOR) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020049#define CONFIG_SYS_FLASH_BASE (0xA0000000)
50#define CONFIG_SYS_FLASH_CFI_WIDTH (FLASH_CFI_16BIT)
51#define CONFIG_SYS_MAX_FLASH_BANKS (1)
52#define CONFIG_SYS_MAX_FLASH_SECT (520)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090053
Bin Menga1875592016-02-05 19:30:11 -080054/* U-Boot setting */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020055#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
56#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
57#define CONFIG_SYS_MONITOR_LEN (128 * 1024)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090058/* Size of DRAM reserved for malloc() use */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020060#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090061
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020062#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +020063#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020064#undef CONFIG_SYS_FLASH_QUIET_TEST
65#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090066/* Timeout for Flash erase operations (in ms) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020067#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090068/* Timeout for Flash write operations (in ms) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090070/* Timeout for Flash set sector lock bit operations (in ms) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090072/* Timeout for Flash clear lock bit operations (in ms) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020073#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090074/* Use hardware flash sectors protection instead of U-Boot software protection */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020075#undef CONFIG_SYS_FLASH_PROTECTION
76#undef CONFIG_SYS_DIRECT_FLASH_TFTP
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020077#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020078#define CONFIG_ENV_SECT_SIZE (128 * 1024)
79#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (1 * CONFIG_ENV_SECT_SIZE))
81/* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
82#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020083#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020084#define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090085
86/* Clock */
87#define CONFIG_SYS_CLK_FREQ 66666666
Nobuhiro Iwamatsu684a5012013-08-21 16:11:21 +090088#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
89#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Jean-Christophe PLAGNIOL-VILLARDbe45c632009-06-04 12:06:48 +020090#define CONFIG_SYS_TMU_CLK_DIV (4) /* 4 (default), 16, 64, 256 or 1024 */
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090091
Nobuhiro Iwamatsuba932442008-08-08 16:30:23 +090092/* Ether */
93#define CONFIG_SH_ETHER 1
94#define CONFIG_SH_ETHER_USE_PORT (1)
95#define CONFIG_SH_ETHER_PHY_ADDR (0x01)
Yoshihiro Shimodac8ceca92011-10-31 10:44:18 +090096#define CONFIG_PHYLIB
97#define CONFIG_BITBANGMII
98#define CONFIG_BITBANGMII_MULTI
Nobuhiro Iwamatsua80a6612012-05-16 10:23:21 +090099#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
Nobuhiro Iwamatsuba932442008-08-08 16:30:23 +0900100
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +0900101#endif /* __SH7763RDP_H */