blob: 062f2a69f495a0bd1928875397f5e12452982b97 [file] [log] [blame]
Stefan Roese850db822016-05-17 14:03:25 +02001/*
2 * Device Tree Include file for Marvell Armada 37xx family of SoCs.
3 *
4 * Copyright (C) 2016 Marvell
5 *
6 * Gregory CLEMENT <gregory.clement@free-electrons.com>
7 *
8 * This file is dual-licensed: you can use it either under the terms
9 * of the GPL or the X11 license, at your option. Note that this dual
10 * licensing only applies to this file, and not this project as a
11 * whole.
12 *
13 * a) This file is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of the
16 * License, or (at your option) any later version.
17 *
18 * This file is distributed in the hope that it will be useful
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * Or, alternatively
24 *
25 * b) Permission is hereby granted, free of charge, to any person
26 * obtaining a copy of this software and associated documentation
27 * files (the "Software"), to deal in the Software without
28 * restriction, including without limitation the rights to use
29 * copy, modify, merge, publish, distribute, sublicense, and/or
30 * sell copies of the Software, and to permit persons to whom the
31 * Software is furnished to do so, subject to the following
32 * conditions:
33 *
34 * The above copyright notice and this permission notice shall be
35 * included in all copies or substantial portions of the Software.
36 *
37 * THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
38 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
39 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
40 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
41 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
42 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
43 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
44 * OTHER DEALINGS IN THE SOFTWARE.
45 */
46
47#include <dt-bindings/interrupt-controller/arm-gic.h>
Stefan Roese56d53952016-08-26 13:10:45 +020048#include <dt-bindings/comphy/comphy_data.h>
Stefan Roese850db822016-05-17 14:03:25 +020049
50/ {
51 model = "Marvell Armada 37xx SoC";
52 compatible = "marvell,armada3700";
53 interrupt-parent = <&gic>;
54 #address-cells = <2>;
55 #size-cells = <2>;
56
57 aliases {
58 serial0 = &uart0;
59 };
60
61 cpus {
62 #address-cells = <1>;
63 #size-cells = <0>;
64 cpu@0 {
65 device_type = "cpu";
66 compatible = "arm,cortex-a53", "arm,armv8";
67 reg = <0>;
68 enable-method = "psci";
69 };
70 };
71
72 psci {
73 compatible = "arm,psci-0.2";
74 method = "smc";
75 };
76
77 timer {
78 compatible = "arm,armv8-timer";
79 interrupts = <GIC_PPI 13
80 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
81 <GIC_PPI 14
82 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
83 <GIC_PPI 11
84 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
85 <GIC_PPI 10
86 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
87 };
88
89 soc {
90 compatible = "simple-bus";
91 #address-cells = <2>;
92 #size-cells = <2>;
93 ranges;
94
95 internal-regs {
96 #address-cells = <1>;
97 #size-cells = <1>;
98 compatible = "simple-bus";
99 /* 32M internal register @ 0xd000_0000 */
100 ranges = <0x0 0x0 0xd0000000 0x2000000>;
101
102 uart0: serial@12000 {
103 compatible = "marvell,armada-3700-uart";
104 reg = <0x12000 0x400>;
105 interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
106 status = "disabled";
107 };
108
109 usb3: usb@58000 {
110 compatible = "marvell,armada3700-xhci",
111 "generic-xhci";
112 reg = <0x58000 0x4000>;
113 interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
114 status = "disabled";
115 };
116
Stefan Roesef7332282016-08-26 13:50:41 +0200117 usb2: usb@5e000 {
118 compatible = "marvell,armada3700-ehci";
119 reg = <0x5e000 0x450>;
120 status = "disabled";
121 };
122
Stefan Roese850db822016-05-17 14:03:25 +0200123 xor@60900 {
124 compatible = "marvell,armada-3700-xor";
125 reg = <0x60900 0x100
126 0x60b00 0x100>;
127
128 xor10 {
129 interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
130 };
131 xor11 {
132 interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
133 };
134 };
135
Stefan Roesecbe0ece2016-12-09 15:10:31 +0100136 sdhci0: sdhci@d0000 {
137 compatible = "marvell,armada-3700-sdhci",
138 "marvell,sdhci-xenon";
139 reg = <0xd0000 0x300
140 0x1e808 0x4>;
141 status = "disabled";
142 };
143
144 sdhci1: sdhci@d8000 {
145 compatible = "marvell,armada-3700-sdhci",
146 "marvell,sdhci-xenon";
147 reg = <0xd8000 0x300
148 0x17808 0x4>;
149 status = "disabled";
150 };
151
Stefan Roese850db822016-05-17 14:03:25 +0200152 sata: sata@e0000 {
153 compatible = "marvell,armada-3700-ahci";
154 reg = <0xe0000 0x2000>;
155 interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
156 status = "disabled";
157 };
158
159 gic: interrupt-controller@1d00000 {
160 compatible = "arm,gic-v3";
161 #interrupt-cells = <3>;
162 interrupt-controller;
163 reg = <0x1d00000 0x10000>, /* GICD */
164 <0x1d40000 0x40000>; /* GICR */
165 };
Stefan Roesecdccf9c2016-05-19 10:41:01 +0200166
Stefan Roese3f84e2e2016-05-19 17:45:20 +0200167 eth0: neta@30000 {
168 compatible = "marvell,armada-3700-neta";
169 reg = <0x30000 0x20>;
170 status = "disabled";
171 };
172
173 eth1: neta@40000 {
174 compatible = "marvell,armada-3700-neta";
175 reg = <0x40000 0x20>;
176 status = "disabled";
177 };
178
Stefan Roese9e9e63c2016-07-21 11:34:32 +0200179 i2c0: i2c@11000 {
180 compatible = "marvell,armada-3700-i2c";
181 reg = <0x11000 0x100>;
182 status = "disabled";
183 };
184
Stefan Roesecdccf9c2016-05-19 10:41:01 +0200185 spi0: spi@10600 {
186 compatible = "marvell,armada-3700-spi";
187 reg = <0x10600 0x50>;
188 #address-cells = <1>;
189 #size-cells = <0>;
190 #clock-cells = <0>;
191 clock-frequency = <160000>;
192 spi-max-frequency = <40000>;
193 status = "disabled";
194 };
Stefan Roese56d53952016-08-26 13:10:45 +0200195
196 comphy: comphy@18300 {
197 compatible = "marvell,mvebu-comphy", "marvell,comphy-armada-3700";
198 reg = <0x18300 0x28>,
199 <0x1f300 0x3d000>;
200 mux-bitcount = <1>;
201 max-lanes = <2>;
202 };
Stefan Roese850db822016-05-17 14:03:25 +0200203 };
204 };
205};