blob: 4898dd41cc3b2db5c992335668cc3f49d2af651a [file] [log] [blame]
wdenk935ecca2002-08-06 20:46:37 +00001#ifndef __ASM_PPC_PROCESSOR_H
2#define __ASM_PPC_PROCESSOR_H
3
4/*
5 * Default implementation of macro that returns current
6 * instruction pointer ("program counter").
7 */
8#define current_text_addr() ({ __label__ _l; _l: &&_l;})
9
10#include <linux/config.h>
11
12#include <asm/ptrace.h>
13#include <asm/types.h>
14
15/* Machine State Register (MSR) Fields */
16
17#ifdef CONFIG_PPC64BRIDGE
18#define MSR_SF (1<<63)
19#define MSR_ISF (1<<61)
20#endif /* CONFIG_PPC64BRIDGE */
wdenk42d1f032003-10-15 23:53:47 +000021#define MSR_UCLE (1<<26) /* User-mode cache lock enable (e500) */
22#define MSR_VEC (1<<25) /* Enable AltiVec(74xx) */
23#define MSR_SPE (1<<25) /* Enable SPE(e500) */
wdenk935ecca2002-08-06 20:46:37 +000024#define MSR_POW (1<<18) /* Enable Power Management */
25#define MSR_WE (1<<18) /* Wait State Enable */
26#define MSR_TGPR (1<<17) /* TLB Update registers in use */
27#define MSR_CE (1<<17) /* Critical Interrupt Enable */
28#define MSR_ILE (1<<16) /* Interrupt Little Endian */
29#define MSR_EE (1<<15) /* External Interrupt Enable */
30#define MSR_PR (1<<14) /* Problem State / Privilege Level */
31#define MSR_FP (1<<13) /* Floating Point enable */
32#define MSR_ME (1<<12) /* Machine Check Enable */
33#define MSR_FE0 (1<<11) /* Floating Exception mode 0 */
34#define MSR_SE (1<<10) /* Single Step */
wdenk42d1f032003-10-15 23:53:47 +000035#define MSR_DWE (1<<10) /* Debug Wait Enable (4xx) */
36#define MSR_UBLE (1<<10) /* BTB lock enable (e500) */
wdenk935ecca2002-08-06 20:46:37 +000037#define MSR_BE (1<<9) /* Branch Trace */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +020038#define MSR_DE (1<<9) /* Debug Exception Enable */
wdenk935ecca2002-08-06 20:46:37 +000039#define MSR_FE1 (1<<8) /* Floating Exception mode 1 */
40#define MSR_IP (1<<6) /* Exception prefix 0x000/0xFFF */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +020041#define MSR_IR (1<<5) /* Instruction Relocate */
wdenk42d1f032003-10-15 23:53:47 +000042#define MSR_IS (1<<5) /* Book E Instruction space */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +020043#define MSR_DR (1<<4) /* Data Relocate */
wdenk42d1f032003-10-15 23:53:47 +000044#define MSR_DS (1<<4) /* Book E Data space */
wdenk935ecca2002-08-06 20:46:37 +000045#define MSR_PE (1<<3) /* Protection Enable */
46#define MSR_PX (1<<2) /* Protection Exclusive Mode */
wdenk42d1f032003-10-15 23:53:47 +000047#define MSR_PMM (1<<2) /* Performance monitor mark bit (e500) */
wdenk935ecca2002-08-06 20:46:37 +000048#define MSR_RI (1<<1) /* Recoverable Exception */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +020049#define MSR_LE (1<<0) /* Little Endian */
wdenk935ecca2002-08-06 20:46:37 +000050
51#ifdef CONFIG_APUS_FAST_EXCEPT
52#define MSR_ MSR_ME|MSR_IP|MSR_RI
53#else
54#define MSR_ MSR_ME|MSR_RI
55#endif
wdenk42d1f032003-10-15 23:53:47 +000056#ifndef CONFIG_E500
wdenk935ecca2002-08-06 20:46:37 +000057#define MSR_KERNEL MSR_|MSR_IR|MSR_DR
wdenk42d1f032003-10-15 23:53:47 +000058#else
59#define MSR_KERNEL MSR_ME
60#endif
wdenk935ecca2002-08-06 20:46:37 +000061#define MSR_USER MSR_KERNEL|MSR_PR|MSR_EE
62
63/* Floating Point Status and Control Register (FPSCR) Fields */
64
65#define FPSCR_FX 0x80000000 /* FPU exception summary */
66#define FPSCR_FEX 0x40000000 /* FPU enabled exception summary */
67#define FPSCR_VX 0x20000000 /* Invalid operation summary */
68#define FPSCR_OX 0x10000000 /* Overflow exception summary */
69#define FPSCR_UX 0x08000000 /* Underflow exception summary */
70#define FPSCR_ZX 0x04000000 /* Zero-devide exception summary */
71#define FPSCR_XX 0x02000000 /* Inexact exception summary */
72#define FPSCR_VXSNAN 0x01000000 /* Invalid op for SNaN */
73#define FPSCR_VXISI 0x00800000 /* Invalid op for Inv - Inv */
74#define FPSCR_VXIDI 0x00400000 /* Invalid op for Inv / Inv */
75#define FPSCR_VXZDZ 0x00200000 /* Invalid op for Zero / Zero */
76#define FPSCR_VXIMZ 0x00100000 /* Invalid op for Inv * Zero */
77#define FPSCR_VXVC 0x00080000 /* Invalid op for Compare */
78#define FPSCR_FR 0x00040000 /* Fraction rounded */
79#define FPSCR_FI 0x00020000 /* Fraction inexact */
80#define FPSCR_FPRF 0x0001f000 /* FPU Result Flags */
81#define FPSCR_FPCC 0x0000f000 /* FPU Condition Codes */
82#define FPSCR_VXSOFT 0x00000400 /* Invalid op for software request */
83#define FPSCR_VXSQRT 0x00000200 /* Invalid op for square root */
84#define FPSCR_VXCVI 0x00000100 /* Invalid op for integer convert */
85#define FPSCR_VE 0x00000080 /* Invalid op exception enable */
86#define FPSCR_OE 0x00000040 /* IEEE overflow exception enable */
87#define FPSCR_UE 0x00000020 /* IEEE underflow exception enable */
88#define FPSCR_ZE 0x00000010 /* IEEE zero divide exception enable */
89#define FPSCR_XE 0x00000008 /* FP inexact exception enable */
90#define FPSCR_NI 0x00000004 /* FPU non IEEE-Mode */
91#define FPSCR_RN 0x00000003 /* FPU rounding control */
92
93/* Special Purpose Registers (SPRNs)*/
94
wdenk3c74e322004-02-22 23:46:08 +000095#define SPRN_CDBCR 0x3D7 /* Cache Debug Control Register */
96#define SPRN_CTR 0x009 /* Count Register */
97#define SPRN_DABR 0x3F5 /* Data Address Breakpoint Register */
wdenk42d1f032003-10-15 23:53:47 +000098#ifndef CONFIG_BOOKE
wdenk3c74e322004-02-22 23:46:08 +000099#define SPRN_DAC1 0x3F6 /* Data Address Compare 1 */
100#define SPRN_DAC2 0x3F7 /* Data Address Compare 2 */
wdenk42d1f032003-10-15 23:53:47 +0000101#else
102#define SPRN_DAC1 0x13C /* Book E Data Address Compare 1 */
103#define SPRN_DAC2 0x13D /* Book E Data Address Compare 2 */
104#endif /* CONFIG_BOOKE */
wdenk3c74e322004-02-22 23:46:08 +0000105#define SPRN_DAR 0x013 /* Data Address Register */
106#define SPRN_DBAT0L 0x219 /* Data BAT 0 Lower Register */
107#define SPRN_DBAT0U 0x218 /* Data BAT 0 Upper Register */
108#define SPRN_DBAT1L 0x21B /* Data BAT 1 Lower Register */
109#define SPRN_DBAT1U 0x21A /* Data BAT 1 Upper Register */
110#define SPRN_DBAT2L 0x21D /* Data BAT 2 Lower Register */
111#define SPRN_DBAT2U 0x21C /* Data BAT 2 Upper Register */
112#define SPRN_DBAT3L 0x21F /* Data BAT 3 Lower Register */
113#define SPRN_DBAT3U 0x21E /* Data BAT 3 Upper Register */
114#define SPRN_DBAT4L 0x239 /* Data BAT 4 Lower Register */
115#define SPRN_DBAT4U 0x238 /* Data BAT 4 Upper Register */
116#define SPRN_DBAT5L 0x23B /* Data BAT 5 Lower Register */
117#define SPRN_DBAT5U 0x23A /* Data BAT 5 Upper Register */
118#define SPRN_DBAT6L 0x23D /* Data BAT 6 Lower Register */
119#define SPRN_DBAT6U 0x23C /* Data BAT 6 Upper Register */
120#define SPRN_DBAT7L 0x23F /* Data BAT 7 Lower Register */
121#define SPRN_DBAT7U 0x23E /* Data BAT 7 Lower Register */
122#define SPRN_DBCR 0x3F2 /* Debug Control Regsiter */
123#define DBCR_EDM 0x80000000
124#define DBCR_IDM 0x40000000
125#define DBCR_RST(x) (((x) & 0x3) << 28)
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200126#define DBCR_RST_NONE 0
127#define DBCR_RST_CORE 1
128#define DBCR_RST_CHIP 2
wdenk3c74e322004-02-22 23:46:08 +0000129#define DBCR_RST_SYSTEM 3
130#define DBCR_IC 0x08000000 /* Instruction Completion Debug Evnt */
131#define DBCR_BT 0x04000000 /* Branch Taken Debug Event */
132#define DBCR_EDE 0x02000000 /* Exception Debug Event */
133#define DBCR_TDE 0x01000000 /* TRAP Debug Event */
134#define DBCR_FER 0x00F80000 /* First Events Remaining Mask */
135#define DBCR_FT 0x00040000 /* Freeze Timers on Debug Event */
136#define DBCR_IA1 0x00020000 /* Instr. Addr. Compare 1 Enable */
137#define DBCR_IA2 0x00010000 /* Instr. Addr. Compare 2 Enable */
138#define DBCR_D1R 0x00008000 /* Data Addr. Compare 1 Read Enable */
139#define DBCR_D1W 0x00004000 /* Data Addr. Compare 1 Write Enable */
140#define DBCR_D1S(x) (((x) & 0x3) << 12) /* Data Adrr. Compare 1 Size */
141#define DAC_BYTE 0
142#define DAC_HALF 1
143#define DAC_WORD 2
144#define DAC_QUAD 3
145#define DBCR_D2R 0x00000800 /* Data Addr. Compare 2 Read Enable */
146#define DBCR_D2W 0x00000400 /* Data Addr. Compare 2 Write Enable */
147#define DBCR_D2S(x) (((x) & 0x3) << 8) /* Data Addr. Compare 2 Size */
148#define DBCR_SBT 0x00000040 /* Second Branch Taken Debug Event */
149#define DBCR_SED 0x00000020 /* Second Exception Debug Event */
150#define DBCR_STD 0x00000010 /* Second Trap Debug Event */
151#define DBCR_SIA 0x00000008 /* Second IAC Enable */
152#define DBCR_SDA 0x00000004 /* Second DAC Enable */
153#define DBCR_JOI 0x00000002 /* JTAG Serial Outbound Int. Enable */
154#define DBCR_JII 0x00000001 /* JTAG Serial Inbound Int. Enable */
wdenk42d1f032003-10-15 23:53:47 +0000155#ifndef CONFIG_BOOKE
156#define SPRN_DBCR0 0x3F2 /* Debug Control Register 0 */
157#else
158#define SPRN_DBCR0 0x134 /* Book E Debug Control Register 0 */
159#endif /* CONFIG_BOOKE */
160#ifndef CONFIG_BOOKE
wdenk3c74e322004-02-22 23:46:08 +0000161#define SPRN_DBCR1 0x3BD /* Debug Control Register 1 */
162#define SPRN_DBSR 0x3F0 /* Debug Status Register */
wdenk42d1f032003-10-15 23:53:47 +0000163#else
164#define SPRN_DBCR1 0x135 /* Book E Debug Control Register 1 */
165#define SPRN_DBSR 0x130 /* Book E Debug Status Register */
166#define DBSR_IC 0x08000000 /* Book E Instruction Completion */
167#define DBSR_TIE 0x01000000 /* Book E Trap Instruction Event */
168#endif /* CONFIG_BOOKE */
wdenk3c74e322004-02-22 23:46:08 +0000169#define SPRN_DCCR 0x3FA /* Data Cache Cacheability Register */
170#define DCCR_NOCACHE 0 /* Noncacheable */
171#define DCCR_CACHE 1 /* Cacheable */
172#define SPRN_DCMP 0x3D1 /* Data TLB Compare Register */
173#define SPRN_DCWR 0x3BA /* Data Cache Write-thru Register */
174#define DCWR_COPY 0 /* Copy-back */
175#define DCWR_WRITE 1 /* Write-through */
wdenk42d1f032003-10-15 23:53:47 +0000176#ifndef CONFIG_BOOKE
wdenk3c74e322004-02-22 23:46:08 +0000177#define SPRN_DEAR 0x3D5 /* Data Error Address Register */
wdenk42d1f032003-10-15 23:53:47 +0000178#else
179#define SPRN_DEAR 0x03D /* Book E Data Error Address Register */
180#endif /* CONFIG_BOOKE */
wdenk3c74e322004-02-22 23:46:08 +0000181#define SPRN_DEC 0x016 /* Decrement Register */
182#define SPRN_DMISS 0x3D0 /* Data TLB Miss Register */
183#define SPRN_DSISR 0x012 /* Data Storage Interrupt Status Register */
184#define SPRN_EAR 0x11A /* External Address Register */
wdenk42d1f032003-10-15 23:53:47 +0000185#ifndef CONFIG_BOOKE
wdenk3c74e322004-02-22 23:46:08 +0000186#define SPRN_ESR 0x3D4 /* Exception Syndrome Register */
wdenk42d1f032003-10-15 23:53:47 +0000187#else
188#define SPRN_ESR 0x03E /* Book E Exception Syndrome Register */
189#endif /* CONFIG_BOOKE */
wdenk3c74e322004-02-22 23:46:08 +0000190#define ESR_IMCP 0x80000000 /* Instr. Machine Check - Protection */
191#define ESR_IMCN 0x40000000 /* Instr. Machine Check - Non-config */
192#define ESR_IMCB 0x20000000 /* Instr. Machine Check - Bus error */
193#define ESR_IMCT 0x10000000 /* Instr. Machine Check - Timeout */
194#define ESR_PIL 0x08000000 /* Program Exception - Illegal */
195#define ESR_PPR 0x04000000 /* Program Exception - Priveleged */
196#define ESR_PTR 0x02000000 /* Program Exception - Trap */
197#define ESR_DST 0x00800000 /* Storage Exception - Data miss */
198#define ESR_DIZ 0x00400000 /* Storage Exception - Zone fault */
199#define SPRN_EVPR 0x3D6 /* Exception Vector Prefix Register */
200#define SPRN_HASH1 0x3D2 /* Primary Hash Address Register */
201#define SPRN_HASH2 0x3D3 /* Secondary Hash Address Resgister */
202#define SPRN_HID0 0x3F0 /* Hardware Implementation Register 0 */
Eran Libertyf046ccd2005-07-28 10:08:46 -0500203
204#define HID0_ICE_SHIFT 15
205#define HID0_DCE_SHIFT 14
206#define HID0_DLOCK_SHIFT 12
207
wdenk3c74e322004-02-22 23:46:08 +0000208#define HID0_EMCP (1<<31) /* Enable Machine Check pin */
209#define HID0_EBA (1<<29) /* Enable Bus Address Parity */
210#define HID0_EBD (1<<28) /* Enable Bus Data Parity */
211#define HID0_SBCLK (1<<27)
212#define HID0_EICE (1<<26)
213#define HID0_ECLK (1<<25)
214#define HID0_PAR (1<<24)
215#define HID0_DOZE (1<<23)
216#define HID0_NAP (1<<22)
217#define HID0_SLEEP (1<<21)
218#define HID0_DPM (1<<20)
Eran Libertyf046ccd2005-07-28 10:08:46 -0500219#define HID0_ICE (1<<HID0_ICE_SHIFT) /* Instruction Cache Enable */
220#define HID0_DCE (1<<HID0_DCE_SHIFT) /* Data Cache Enable */
wdenk3c74e322004-02-22 23:46:08 +0000221#define HID0_ILOCK (1<<13) /* Instruction Cache Lock */
Eran Libertyf046ccd2005-07-28 10:08:46 -0500222#define HID0_DLOCK (1<<HID0_DLOCK_SHIFT) /* Data Cache Lock */
wdenk3c74e322004-02-22 23:46:08 +0000223#define HID0_ICFI (1<<11) /* Instr. Cache Flash Invalidate */
224#define HID0_DCFI (1<<10) /* Data Cache Flash Invalidate */
225#define HID0_DCI HID0_DCFI
wdenk935ecca2002-08-06 20:46:37 +0000226#define HID0_SPD (1<<9) /* Speculative disable */
227#define HID0_SGE (1<<7) /* Store Gathering Enable */
wdenk3c74e322004-02-22 23:46:08 +0000228#define HID0_SIED HID_SGE /* Serial Instr. Execution [Disable] */
wdenk935ecca2002-08-06 20:46:37 +0000229#define HID0_DCFA (1<<6) /* Data Cache Flush Assist */
230#define HID0_BTIC (1<<5) /* Branch Target Instruction Cache Enable */
231#define HID0_ABE (1<<3) /* Address Broadcast Enable */
wdenk3c74e322004-02-22 23:46:08 +0000232#define HID0_BHTE (1<<2) /* Branch History Table Enable */
233#define HID0_BTCD (1<<1) /* Branch target cache disable */
234#define SPRN_HID1 0x3F1 /* Hardware Implementation Register 1 */
Andy Fleming81f481c2007-04-23 02:24:28 -0500235#define HID1_RFXE (1<<17) /* Read Fault Exception Enable */
236#define HID1_ASTME (1<<13) /* Address bus streaming mode */
237#define HID1_ABE (1<<12) /* Address broadcast enable */
wdenk3c74e322004-02-22 23:46:08 +0000238#define SPRN_IABR 0x3F2 /* Instruction Address Breakpoint Register */
wdenk42d1f032003-10-15 23:53:47 +0000239#ifndef CONFIG_BOOKE
wdenk3c74e322004-02-22 23:46:08 +0000240#define SPRN_IAC1 0x3F4 /* Instruction Address Compare 1 */
241#define SPRN_IAC2 0x3F5 /* Instruction Address Compare 2 */
wdenk42d1f032003-10-15 23:53:47 +0000242#else
243#define SPRN_IAC1 0x138 /* Book E Instruction Address Compare 1 */
244#define SPRN_IAC2 0x139 /* Book E Instruction Address Compare 2 */
245#endif /* CONFIG_BOOKE */
wdenk3c74e322004-02-22 23:46:08 +0000246#define SPRN_IBAT0L 0x211 /* Instruction BAT 0 Lower Register */
247#define SPRN_IBAT0U 0x210 /* Instruction BAT 0 Upper Register */
248#define SPRN_IBAT1L 0x213 /* Instruction BAT 1 Lower Register */
249#define SPRN_IBAT1U 0x212 /* Instruction BAT 1 Upper Register */
250#define SPRN_IBAT2L 0x215 /* Instruction BAT 2 Lower Register */
251#define SPRN_IBAT2U 0x214 /* Instruction BAT 2 Upper Register */
252#define SPRN_IBAT3L 0x217 /* Instruction BAT 3 Lower Register */
253#define SPRN_IBAT3U 0x216 /* Instruction BAT 3 Upper Register */
254#define SPRN_IBAT4L 0x231 /* Instruction BAT 4 Lower Register */
255#define SPRN_IBAT4U 0x230 /* Instruction BAT 4 Upper Register */
256#define SPRN_IBAT5L 0x233 /* Instruction BAT 5 Lower Register */
257#define SPRN_IBAT5U 0x232 /* Instruction BAT 5 Upper Register */
258#define SPRN_IBAT6L 0x235 /* Instruction BAT 6 Lower Register */
259#define SPRN_IBAT6U 0x234 /* Instruction BAT 6 Upper Register */
260#define SPRN_IBAT7L 0x237 /* Instruction BAT 7 Lower Register */
261#define SPRN_IBAT7U 0x236 /* Instruction BAT 7 Upper Register */
262#define SPRN_ICCR 0x3FB /* Instruction Cache Cacheability Register */
263#define ICCR_NOCACHE 0 /* Noncacheable */
264#define ICCR_CACHE 1 /* Cacheable */
265#define SPRN_ICDBDR 0x3D3 /* Instruction Cache Debug Data Register */
266#define SPRN_ICMP 0x3D5 /* Instruction TLB Compare Register */
267#define SPRN_ICTC 0x3FB /* Instruction Cache Throttling Control Reg */
268#define SPRN_IMISS 0x3D4 /* Instruction TLB Miss Register */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200269#define SPRN_IMMR 0x27E /* Internal Memory Map Register */
Jon Loeligerae624162006-08-22 18:07:00 -0500270#define SPRN_LDSTCR 0x3F8 /* Load/Store Control Register */
wdenk3c74e322004-02-22 23:46:08 +0000271#define SPRN_L2CR 0x3F9 /* Level 2 Cache Control Regsiter */
272#define SPRN_LR 0x008 /* Link Register */
273#define SPRN_MBAR 0x137 /* System memory base address */
274#define SPRN_MMCR0 0x3B8 /* Monitor Mode Control Register 0 */
275#define SPRN_MMCR1 0x3BC /* Monitor Mode Control Register 1 */
276#define SPRN_PBL1 0x3FC /* Protection Bound Lower 1 */
277#define SPRN_PBL2 0x3FE /* Protection Bound Lower 2 */
278#define SPRN_PBU1 0x3FD /* Protection Bound Upper 1 */
279#define SPRN_PBU2 0x3FF /* Protection Bound Upper 2 */
wdenk42d1f032003-10-15 23:53:47 +0000280#ifndef CONFIG_BOOKE
wdenk3c74e322004-02-22 23:46:08 +0000281#define SPRN_PID 0x3B1 /* Process ID */
282#define SPRN_PIR 0x3FF /* Processor Identification Register */
wdenk42d1f032003-10-15 23:53:47 +0000283#else
284#define SPRN_PID 0x030 /* Book E Process ID */
285#define SPRN_PIR 0x11E /* Book E Processor Identification Register */
286#endif /* CONFIG_BOOKE */
wdenk3c74e322004-02-22 23:46:08 +0000287#define SPRN_PIT 0x3DB /* Programmable Interval Timer */
288#define SPRN_PMC1 0x3B9 /* Performance Counter Register 1 */
289#define SPRN_PMC2 0x3BA /* Performance Counter Register 2 */
290#define SPRN_PMC3 0x3BD /* Performance Counter Register 3 */
291#define SPRN_PMC4 0x3BE /* Performance Counter Register 4 */
292#define SPRN_PVR 0x11F /* Processor Version Register */
293#define SPRN_RPA 0x3D6 /* Required Physical Address Register */
294#define SPRN_SDA 0x3BF /* Sampled Data Address Register */
295#define SPRN_SDR1 0x019 /* MMU Hash Base Register */
296#define SPRN_SGR 0x3B9 /* Storage Guarded Register */
297#define SGR_NORMAL 0
298#define SGR_GUARDED 1
299#define SPRN_SIA 0x3BB /* Sampled Instruction Address Register */
300#define SPRN_SPRG0 0x110 /* Special Purpose Register General 0 */
301#define SPRN_SPRG1 0x111 /* Special Purpose Register General 1 */
302#define SPRN_SPRG2 0x112 /* Special Purpose Register General 2 */
303#define SPRN_SPRG3 0x113 /* Special Purpose Register General 3 */
Stefan Roesee01bd212007-03-21 13:38:59 +0100304#define SPRN_SPRG4 0x114 /* Special Purpose Register General 4 */
305#define SPRN_SPRG5 0x115 /* Special Purpose Register General 5 */
306#define SPRN_SPRG6 0x116 /* Special Purpose Register General 6 */
307#define SPRN_SPRG7 0x117 /* Special Purpose Register General 7 */
wdenk3c74e322004-02-22 23:46:08 +0000308#define SPRN_SRR0 0x01A /* Save/Restore Register 0 */
309#define SPRN_SRR1 0x01B /* Save/Restore Register 1 */
310#define SPRN_SRR2 0x3DE /* Save/Restore Register 2 */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200311#define SPRN_SRR3 0x3DF /* Save/Restore Register 3 */
wdenk0ac6f8b2004-07-09 23:27:13 +0000312#ifdef CONFIG_BOOKE
313#define SPRN_SVR 0x3FF /* System Version Register */
314#else
315#define SPRN_SVR 0x11E /* System Version Register */
316#endif
wdenk3c74e322004-02-22 23:46:08 +0000317#define SPRN_TBHI 0x3DC /* Time Base High */
318#define SPRN_TBHU 0x3CC /* Time Base High User-mode */
319#define SPRN_TBLO 0x3DD /* Time Base Low */
320#define SPRN_TBLU 0x3CD /* Time Base Low User-mode */
Stefan Roese182e1062005-11-07 09:57:57 +0100321#define SPRN_TBRL 0x10C /* Time Base Read Lower Register */
322#define SPRN_TBRU 0x10D /* Time Base Read Upper Register */
323#define SPRN_TBWL 0x11C /* Time Base Write Lower Register */
324#define SPRN_TBWU 0x11D /* Time Base Write Upper Register */
wdenk42d1f032003-10-15 23:53:47 +0000325#ifndef CONFIG_BOOKE
wdenk3c74e322004-02-22 23:46:08 +0000326#define SPRN_TCR 0x3DA /* Timer Control Register */
wdenk42d1f032003-10-15 23:53:47 +0000327#else
328#define SPRN_TCR 0x154 /* Book E Timer Control Register */
329#endif /* CONFIG_BOOKE */
wdenk3c74e322004-02-22 23:46:08 +0000330#define TCR_WP(x) (((x)&0x3)<<30) /* WDT Period */
331#define WP_2_17 0 /* 2^17 clocks */
332#define WP_2_21 1 /* 2^21 clocks */
333#define WP_2_25 2 /* 2^25 clocks */
334#define WP_2_29 3 /* 2^29 clocks */
335#define TCR_WRC(x) (((x)&0x3)<<28) /* WDT Reset Control */
336#define WRC_NONE 0 /* No reset will occur */
337#define WRC_CORE 1 /* Core reset will occur */
338#define WRC_CHIP 2 /* Chip reset will occur */
339#define WRC_SYSTEM 3 /* System reset will occur */
340#define TCR_WIE 0x08000000 /* WDT Interrupt Enable */
341#define TCR_PIE 0x04000000 /* PIT Interrupt Enable */
342#define TCR_FP(x) (((x)&0x3)<<24) /* FIT Period */
343#define FP_2_9 0 /* 2^9 clocks */
344#define FP_2_13 1 /* 2^13 clocks */
345#define FP_2_17 2 /* 2^17 clocks */
346#define FP_2_21 3 /* 2^21 clocks */
347#define TCR_FIE 0x00800000 /* FIT Interrupt Enable */
348#define TCR_ARE 0x00400000 /* Auto Reload Enable */
349#define SPRN_THRM1 0x3FC /* Thermal Management Register 1 */
350#define THRM1_TIN (1<<0)
351#define THRM1_TIV (1<<1)
352#define THRM1_THRES (0x7f<<2)
353#define THRM1_TID (1<<29)
354#define THRM1_TIE (1<<30)
355#define THRM1_V (1<<31)
356#define SPRN_THRM2 0x3FD /* Thermal Management Register 2 */
357#define SPRN_THRM3 0x3FE /* Thermal Management Register 3 */
358#define THRM3_E (1<<31)
wdenk42d1f032003-10-15 23:53:47 +0000359#define SPRN_TLBMISS 0x3D4 /* 980 7450 TLB Miss Register */
360#ifndef CONFIG_BOOKE
wdenk3c74e322004-02-22 23:46:08 +0000361#define SPRN_TSR 0x3D8 /* Timer Status Register */
wdenk42d1f032003-10-15 23:53:47 +0000362#else
363#define SPRN_TSR 0x150 /* Book E Timer Status Register */
364#endif /* CONFIG_BOOKE */
wdenk3c74e322004-02-22 23:46:08 +0000365#define TSR_ENW 0x80000000 /* Enable Next Watchdog */
366#define TSR_WIS 0x40000000 /* WDT Interrupt Status */
367#define TSR_WRS(x) (((x)&0x3)<<28) /* WDT Reset Status */
368#define WRS_NONE 0 /* No WDT reset occurred */
369#define WRS_CORE 1 /* WDT forced core reset */
370#define WRS_CHIP 2 /* WDT forced chip reset */
371#define WRS_SYSTEM 3 /* WDT forced system reset */
372#define TSR_PIS 0x08000000 /* PIT Interrupt Status */
373#define TSR_FIS 0x04000000 /* FIT Interrupt Status */
374#define SPRN_UMMCR0 0x3A8 /* User Monitor Mode Control Register 0 */
375#define SPRN_UMMCR1 0x3AC /* User Monitor Mode Control Register 0 */
376#define SPRN_UPMC1 0x3A9 /* User Performance Counter Register 1 */
377#define SPRN_UPMC2 0x3AA /* User Performance Counter Register 2 */
378#define SPRN_UPMC3 0x3AD /* User Performance Counter Register 3 */
379#define SPRN_UPMC4 0x3AE /* User Performance Counter Register 4 */
380#define SPRN_USIA 0x3AB /* User Sampled Instruction Address Register */
381#define SPRN_XER 0x001 /* Fixed Point Exception Register */
382#define SPRN_ZPR 0x3B0 /* Zone Protection Register */
wdenk935ecca2002-08-06 20:46:37 +0000383
wdenk42d1f032003-10-15 23:53:47 +0000384/* Book E definitions */
385#define SPRN_DECAR 0x036 /* Decrementer Auto Reload Register */
386#define SPRN_CSRR0 0x03A /* Critical SRR0 */
387#define SPRN_CSRR1 0x03B /* Critical SRR0 */
wdenk3c74e322004-02-22 23:46:08 +0000388#define SPRN_IVPR 0x03F /* Interrupt Vector Prefix Register */
wdenk42d1f032003-10-15 23:53:47 +0000389#define SPRN_USPRG0 0x100 /* User Special Purpose Register General 0 */
wdenk3c74e322004-02-22 23:46:08 +0000390#define SPRN_SPRG4R 0x104 /* Special Purpose Register General 4 Read */
391#define SPRN_SPRG5R 0x105 /* Special Purpose Register General 5 Read */
392#define SPRN_SPRG6R 0x106 /* Special Purpose Register General 6 Read */
393#define SPRN_SPRG7R 0x107 /* Special Purpose Register General 7 Read */
394#define SPRN_SPRG4W 0x114 /* Special Purpose Register General 4 Write */
395#define SPRN_SPRG5W 0x115 /* Special Purpose Register General 5 Write */
396#define SPRN_SPRG6W 0x116 /* Special Purpose Register General 6 Write */
397#define SPRN_SPRG7W 0x117 /* Special Purpose Register General 7 Write */
wdenk42d1f032003-10-15 23:53:47 +0000398#define SPRN_DBCR2 0x136 /* Debug Control Register 2 */
wdenk3c74e322004-02-22 23:46:08 +0000399#define SPRN_IAC3 0x13A /* Instruction Address Compare 3 */
400#define SPRN_IAC4 0x13B /* Instruction Address Compare 4 */
wdenk42d1f032003-10-15 23:53:47 +0000401#define SPRN_DVC1 0x13E /* Data Value Compare Register 1 */
402#define SPRN_DVC2 0x13F /* Data Value Compare Register 2 */
403#define SPRN_IVOR0 0x190 /* Interrupt Vector Offset Register 0 */
404#define SPRN_IVOR1 0x191 /* Interrupt Vector Offset Register 1 */
405#define SPRN_IVOR2 0x192 /* Interrupt Vector Offset Register 2 */
406#define SPRN_IVOR3 0x193 /* Interrupt Vector Offset Register 3 */
407#define SPRN_IVOR4 0x194 /* Interrupt Vector Offset Register 4 */
408#define SPRN_IVOR5 0x195 /* Interrupt Vector Offset Register 5 */
409#define SPRN_IVOR6 0x196 /* Interrupt Vector Offset Register 6 */
410#define SPRN_IVOR7 0x197 /* Interrupt Vector Offset Register 7 */
411#define SPRN_IVOR8 0x198 /* Interrupt Vector Offset Register 8 */
412#define SPRN_IVOR9 0x199 /* Interrupt Vector Offset Register 9 */
413#define SPRN_IVOR10 0x19a /* Interrupt Vector Offset Register 10 */
414#define SPRN_IVOR11 0x19b /* Interrupt Vector Offset Register 11 */
415#define SPRN_IVOR12 0x19c /* Interrupt Vector Offset Register 12 */
416#define SPRN_IVOR13 0x19d /* Interrupt Vector Offset Register 13 */
417#define SPRN_IVOR14 0x19e /* Interrupt Vector Offset Register 14 */
418#define SPRN_IVOR15 0x19f /* Interrupt Vector Offset Register 15 */
419
420/* e500 definitions */
Andy Fleming81f481c2007-04-23 02:24:28 -0500421#define SPRN_L1CSR0 0x3f2 /* L1 Data Cache Control and Status Register 0 */
422#define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */
wdenk42d1f032003-10-15 23:53:47 +0000423#define L1CSR0_DCFI 0x00000002 /* Data Cache Flash Invalidate */
424#define L1CSR0_DCE 0x00000001 /* Data Cache Enable */
Andy Fleming81f481c2007-04-23 02:24:28 -0500425#define SPRN_L1CSR1 0x3f3 /* L1 Instruction Cache Control and Status Register 1 */
426#define L1CSR1_CPE 0x00010000 /* Instruction Cache Parity Enable */
wdenk42d1f032003-10-15 23:53:47 +0000427#define L1CSR1_ICFI 0x00000002 /* Instruction Cache Flash Invalidate */
428#define L1CSR1_ICE 0x00000001 /* Instruction Cache Enable */
429
wdenk3c74e322004-02-22 23:46:08 +0000430#define SPRN_MMUCSR0 0x3f4 /* MMU control and status register 0 */
wdenk42d1f032003-10-15 23:53:47 +0000431#define SPRN_MAS0 0x270 /* MMU Assist Register 0 */
432#define SPRN_MAS1 0x271 /* MMU Assist Register 1 */
433#define SPRN_MAS2 0x272 /* MMU Assist Register 2 */
434#define SPRN_MAS3 0x273 /* MMU Assist Register 3 */
435#define SPRN_MAS4 0x274 /* MMU Assist Register 4 */
436#define SPRN_MAS5 0x275 /* MMU Assist Register 5 */
437#define SPRN_MAS6 0x276 /* MMU Assist Register 6 */
Jon Loeligerd9b94f22005-07-25 14:05:07 -0500438#define SPRN_MAS7 0x3B0 /* MMU Assist Register 7 */
wdenk42d1f032003-10-15 23:53:47 +0000439
440#define SPRN_IVOR32 0x210 /* Interrupt Vector Offset Register 32 */
441#define SPRN_IVOR33 0x211 /* Interrupt Vector Offset Register 33 */
442#define SPRN_IVOR34 0x212 /* Interrupt Vector Offset Register 34 */
443#define SPRN_IVOR35 0x213 /* Interrupt Vector Offset Register 35 */
444#define SPRN_SPEFSCR 0x200 /* SPE & Embedded FP Status & Control */
445
446#define SPRN_MCSRR0 0x23a /* Machine Check Save and Restore Register 0 */
447#define SPRN_MCSRR1 0x23b /* Machine Check Save and Restore Register 1 */
448#define SPRN_BUCSR 0x3f5 /* Branch Control and Status Register */
449#define SPRN_BBEAR 0x201 /* Branch Buffer Entry Address Register */
450#define SPRN_BBTAR 0x202 /* Branch Buffer Target Address Register */
451#define SPRN_PID1 0x279 /* Process ID Register 1 */
452#define SPRN_PID2 0x27a /* Process ID Register 2 */
453#define SPRN_MCSR 0x23c /* Machine Check Syndrome register */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200454#ifdef CONFIG_440
455#define MCSR_MCS 0x80000000 /* Machine Check Summary */
456#define MCSR_IB 0x40000000 /* Instruction PLB Error */
457#define MCSR_DRB 0x20000000 /* Data Read PLB Error */
458#define MCSR_DWB 0x10000000 /* Data Write PLB Error */
459#define MCSR_TLBP 0x08000000 /* TLB Parity Error */
460#define MCSR_ICP 0x04000000 /* I-Cache Parity Error */
461#define MCSR_DCSP 0x02000000 /* D-Cache Search Parity Error */
462#define MCSR_DCFP 0x01000000 /* D-Cache Flush Parity Error */
463#define MCSR_IMPE 0x00800000 /* Imprecise Machine Check Exception */
464#endif
wdenk42d1f032003-10-15 23:53:47 +0000465#define ESR_ST 0x00800000 /* Store Operation */
466
Jon Loeligerdebb7352006-04-26 17:58:56 -0500467#if defined(CONFIG_MPC86xx)
Jon Loeligerae624162006-08-22 18:07:00 -0500468#define SPRN_MSSCRO 0x3f6
Jon Loeligerdebb7352006-04-26 17:58:56 -0500469#endif
470
471
wdenk935ecca2002-08-06 20:46:37 +0000472/* Short-hand versions for a number of the above SPRNs */
473
wdenk3c74e322004-02-22 23:46:08 +0000474#define CTR SPRN_CTR /* Counter Register */
475#define DAR SPRN_DAR /* Data Address Register */
476#define DABR SPRN_DABR /* Data Address Breakpoint Register */
477#define DAC1 SPRN_DAC1 /* Data Address Register 1 */
478#define DAC2 SPRN_DAC2 /* Data Address Register 2 */
479#define DBAT0L SPRN_DBAT0L /* Data BAT 0 Lower Register */
480#define DBAT0U SPRN_DBAT0U /* Data BAT 0 Upper Register */
481#define DBAT1L SPRN_DBAT1L /* Data BAT 1 Lower Register */
482#define DBAT1U SPRN_DBAT1U /* Data BAT 1 Upper Register */
483#define DBAT2L SPRN_DBAT2L /* Data BAT 2 Lower Register */
484#define DBAT2U SPRN_DBAT2U /* Data BAT 2 Upper Register */
485#define DBAT3L SPRN_DBAT3L /* Data BAT 3 Lower Register */
486#define DBAT3U SPRN_DBAT3U /* Data BAT 3 Upper Register */
487#define DBAT4L SPRN_DBAT4L /* Data BAT 4 Lower Register */
488#define DBAT4U SPRN_DBAT4U /* Data BAT 4 Upper Register */
489#define DBAT5L SPRN_DBAT5L /* Data BAT 5 Lower Register */
490#define DBAT5U SPRN_DBAT5U /* Data BAT 5 Upper Register */
491#define DBAT6L SPRN_DBAT6L /* Data BAT 6 Lower Register */
492#define DBAT6U SPRN_DBAT6U /* Data BAT 6 Upper Register */
493#define DBAT7L SPRN_DBAT7L /* Data BAT 7 Lower Register */
494#define DBAT7U SPRN_DBAT7U /* Data BAT 7 Upper Register */
495#define DBCR0 SPRN_DBCR0 /* Debug Control Register 0 */
496#define DBCR1 SPRN_DBCR1 /* Debug Control Register 1 */
497#define DBSR SPRN_DBSR /* Debug Status Register */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200498#define DCMP SPRN_DCMP /* Data TLB Compare Register */
499#define DEC SPRN_DEC /* Decrement Register */
500#define DMISS SPRN_DMISS /* Data TLB Miss Register */
wdenk3c74e322004-02-22 23:46:08 +0000501#define DSISR SPRN_DSISR /* Data Storage Interrupt Status Register */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200502#define EAR SPRN_EAR /* External Address Register */
wdenk3c74e322004-02-22 23:46:08 +0000503#define ESR SPRN_ESR /* Exception Syndrome Register */
504#define HASH1 SPRN_HASH1 /* Primary Hash Address Register */
505#define HASH2 SPRN_HASH2 /* Secondary Hash Address Register */
506#define HID0 SPRN_HID0 /* Hardware Implementation Register 0 */
507#define HID1 SPRN_HID1 /* Hardware Implementation Register 1 */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200508#define IABR SPRN_IABR /* Instruction Address Breakpoint Register */
wdenk3c74e322004-02-22 23:46:08 +0000509#define IAC1 SPRN_IAC1 /* Instruction Address Register 1 */
510#define IAC2 SPRN_IAC2 /* Instruction Address Register 2 */
511#define IBAT0L SPRN_IBAT0L /* Instruction BAT 0 Lower Register */
512#define IBAT0U SPRN_IBAT0U /* Instruction BAT 0 Upper Register */
513#define IBAT1L SPRN_IBAT1L /* Instruction BAT 1 Lower Register */
514#define IBAT1U SPRN_IBAT1U /* Instruction BAT 1 Upper Register */
515#define IBAT2L SPRN_IBAT2L /* Instruction BAT 2 Lower Register */
516#define IBAT2U SPRN_IBAT2U /* Instruction BAT 2 Upper Register */
517#define IBAT3L SPRN_IBAT3L /* Instruction BAT 3 Lower Register */
518#define IBAT3U SPRN_IBAT3U /* Instruction BAT 3 Upper Register */
519#define IBAT4L SPRN_IBAT4L /* Instruction BAT 4 Lower Register */
520#define IBAT4U SPRN_IBAT4U /* Instruction BAT 4 Upper Register */
521#define IBAT5L SPRN_IBAT5L /* Instruction BAT 5 Lower Register */
522#define IBAT5U SPRN_IBAT5U /* Instruction BAT 5 Upper Register */
523#define IBAT6L SPRN_IBAT6L /* Instruction BAT 6 Lower Register */
524#define IBAT6U SPRN_IBAT6U /* Instruction BAT 6 Upper Register */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200525#define IBAT7L SPRN_IBAT7L /* Instruction BAT 7 Lower Register */
wdenk3c74e322004-02-22 23:46:08 +0000526#define IBAT7U SPRN_IBAT7U /* Instruction BAT 7 Lower Register */
527#define ICMP SPRN_ICMP /* Instruction TLB Compare Register */
528#define IMISS SPRN_IMISS /* Instruction TLB Miss Register */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200529#define IMMR SPRN_IMMR /* PPC 860/821 Internal Memory Map Register */
Jon Loeligerae624162006-08-22 18:07:00 -0500530#define LDSTCR SPRN_LDSTCR /* Load/Store Control Register */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200531#define L2CR SPRN_L2CR /* PPC 750 L2 control register */
wdenk3c74e322004-02-22 23:46:08 +0000532#define LR SPRN_LR
533#define MBAR SPRN_MBAR /* System memory base address */
Jon Loeligerdebb7352006-04-26 17:58:56 -0500534#if defined(CONFIG_MPC86xx)
Jon Loeligerae624162006-08-22 18:07:00 -0500535#define MSSCR0 SPRN_MSSCRO
Jon Loeligerdebb7352006-04-26 17:58:56 -0500536#endif
537#if defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
wdenk42d1f032003-10-15 23:53:47 +0000538#define PIR SPRN_PIR
539#endif
wdenk36c72872004-06-09 17:45:32 +0000540#define SVR SPRN_SVR /* System-On-Chip Version Register */
wdenk3c74e322004-02-22 23:46:08 +0000541#define PVR SPRN_PVR /* Processor Version */
542#define RPA SPRN_RPA /* Required Physical Address Register */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200543#define SDR1 SPRN_SDR1 /* MMU hash base register */
wdenk3c74e322004-02-22 23:46:08 +0000544#define SPR0 SPRN_SPRG0 /* Supervisor Private Registers */
545#define SPR1 SPRN_SPRG1
546#define SPR2 SPRN_SPRG2
547#define SPR3 SPRN_SPRG3
548#define SPRG0 SPRN_SPRG0
549#define SPRG1 SPRN_SPRG1
550#define SPRG2 SPRN_SPRG2
551#define SPRG3 SPRN_SPRG3
Stefan Roesee01bd212007-03-21 13:38:59 +0100552#define SPRG4 SPRN_SPRG4
553#define SPRG5 SPRN_SPRG5
554#define SPRG6 SPRN_SPRG6
555#define SPRG7 SPRN_SPRG7
wdenk3c74e322004-02-22 23:46:08 +0000556#define SRR0 SPRN_SRR0 /* Save and Restore Register 0 */
557#define SRR1 SPRN_SRR1 /* Save and Restore Register 1 */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200558#define SRR2 SPRN_SRR2 /* Save and Restore Register 2 */
559#define SRR3 SPRN_SRR3 /* Save and Restore Register 3 */
wdenk0ac6f8b2004-07-09 23:27:13 +0000560#define SVR SPRN_SVR /* System Version Register */
wdenk3c74e322004-02-22 23:46:08 +0000561#define TBRL SPRN_TBRL /* Time Base Read Lower Register */
562#define TBRU SPRN_TBRU /* Time Base Read Upper Register */
563#define TBWL SPRN_TBWL /* Time Base Write Lower Register */
564#define TBWU SPRN_TBWU /* Time Base Write Upper Register */
565#define TCR SPRN_TCR /* Timer Control Register */
566#define TSR SPRN_TSR /* Timer Status Register */
wdenk935ecca2002-08-06 20:46:37 +0000567#define ICTC 1019
wdenk3c74e322004-02-22 23:46:08 +0000568#define THRM1 SPRN_THRM1 /* Thermal Management Register 1 */
569#define THRM2 SPRN_THRM2 /* Thermal Management Register 2 */
570#define THRM3 SPRN_THRM3 /* Thermal Management Register 3 */
571#define XER SPRN_XER
wdenk935ecca2002-08-06 20:46:37 +0000572
wdenk3c74e322004-02-22 23:46:08 +0000573#define DECAR SPRN_DECAR
574#define CSRR0 SPRN_CSRR0
575#define CSRR1 SPRN_CSRR1
576#define IVPR SPRN_IVPR
Jon Loeligerae624162006-08-22 18:07:00 -0500577#define USPRG0 SPRN_USPRG
wdenk3c74e322004-02-22 23:46:08 +0000578#define SPRG4R SPRN_SPRG4R
579#define SPRG5R SPRN_SPRG5R
580#define SPRG6R SPRN_SPRG6R
581#define SPRG7R SPRN_SPRG7R
582#define SPRG4W SPRN_SPRG4W
583#define SPRG5W SPRN_SPRG5W
584#define SPRG6W SPRN_SPRG6W
585#define SPRG7W SPRN_SPRG7W
wdenk42d1f032003-10-15 23:53:47 +0000586#define DEAR SPRN_DEAR
wdenk3c74e322004-02-22 23:46:08 +0000587#define DBCR2 SPRN_DBCR2
588#define IAC3 SPRN_IAC3
589#define IAC4 SPRN_IAC4
590#define DVC1 SPRN_DVC1
591#define DVC2 SPRN_DVC2
592#define IVOR0 SPRN_IVOR0
593#define IVOR1 SPRN_IVOR1
594#define IVOR2 SPRN_IVOR2
595#define IVOR3 SPRN_IVOR3
596#define IVOR4 SPRN_IVOR4
597#define IVOR5 SPRN_IVOR5
598#define IVOR6 SPRN_IVOR6
599#define IVOR7 SPRN_IVOR7
600#define IVOR8 SPRN_IVOR8
601#define IVOR9 SPRN_IVOR9
602#define IVOR10 SPRN_IVOR10
603#define IVOR11 SPRN_IVOR11
604#define IVOR12 SPRN_IVOR12
605#define IVOR13 SPRN_IVOR13
606#define IVOR14 SPRN_IVOR14
607#define IVOR15 SPRN_IVOR15
wdenk42d1f032003-10-15 23:53:47 +0000608#define IVOR32 SPRN_IVOR32
609#define IVOR33 SPRN_IVOR33
610#define IVOR34 SPRN_IVOR34
611#define IVOR35 SPRN_IVOR35
612#define MCSRR0 SPRN_MCSRR0
613#define MCSRR1 SPRN_MCSRR1
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200614#define L1CSR0 SPRN_L1CSR0
wdenk42d1f032003-10-15 23:53:47 +0000615#define L1CSR1 SPRN_L1CSR1
616#define MCSR SPRN_MCSR
617#define MMUCSR0 SPRN_MMUCSR0
618#define BUCSR SPRN_BUCSR
619#define PID0 SPRN_PID
620#define PID1 SPRN_PID1
621#define PID2 SPRN_PID2
622#define MAS0 SPRN_MAS0
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200623#define MAS1 SPRN_MAS1
wdenk42d1f032003-10-15 23:53:47 +0000624#define MAS2 SPRN_MAS2
625#define MAS3 SPRN_MAS3
626#define MAS4 SPRN_MAS4
627#define MAS5 SPRN_MAS5
628#define MAS6 SPRN_MAS6
Jon Loeligerd9b94f22005-07-25 14:05:07 -0500629#define MAS7 SPRN_MAS7
wdenk935ecca2002-08-06 20:46:37 +0000630
Rafal Jaworowskicc3023b2007-07-19 17:12:28 +0200631#if defined(CONFIG_4xx) || defined(CONFIG_44x) || defined(CONFIG_MPC85xx)
632#define DAR_DEAR DEAR
633#else
634#define DAR_DEAR DAR
635#endif
636
wdenk935ecca2002-08-06 20:46:37 +0000637/* Device Control Registers */
638
wdenk3c74e322004-02-22 23:46:08 +0000639#define DCRN_BEAR 0x090 /* Bus Error Address Register */
640#define DCRN_BESR 0x091 /* Bus Error Syndrome Register */
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200641#define BESR_DSES 0x80000000 /* Data-Side Error Status */
wdenk3c74e322004-02-22 23:46:08 +0000642#define BESR_DMES 0x40000000 /* DMA Error Status */
643#define BESR_RWS 0x20000000 /* Read/Write Status */
644#define BESR_ETMASK 0x1C000000 /* Error Type */
645#define ET_PROT 0
646#define ET_PARITY 1
647#define ET_NCFG 2
648#define ET_BUSERR 4
649#define ET_BUSTO 6
650#define DCRN_DMACC0 0x0C4 /* DMA Chained Count Register 0 */
651#define DCRN_DMACC1 0x0CC /* DMA Chained Count Register 1 */
652#define DCRN_DMACC2 0x0D4 /* DMA Chained Count Register 2 */
653#define DCRN_DMACC3 0x0DC /* DMA Chained Count Register 3 */
654#define DCRN_DMACR0 0x0C0 /* DMA Channel Control Register 0 */
655#define DCRN_DMACR1 0x0C8 /* DMA Channel Control Register 1 */
656#define DCRN_DMACR2 0x0D0 /* DMA Channel Control Register 2 */
657#define DCRN_DMACR3 0x0D8 /* DMA Channel Control Register 3 */
658#define DCRN_DMACT0 0x0C1 /* DMA Count Register 0 */
659#define DCRN_DMACT1 0x0C9 /* DMA Count Register 1 */
660#define DCRN_DMACT2 0x0D1 /* DMA Count Register 2 */
661#define DCRN_DMACT3 0x0D9 /* DMA Count Register 3 */
662#define DCRN_DMADA0 0x0C2 /* DMA Destination Address Register 0 */
663#define DCRN_DMADA1 0x0CA /* DMA Destination Address Register 1 */
664#define DCRN_DMADA2 0x0D2 /* DMA Destination Address Register 2 */
665#define DCRN_DMADA3 0x0DA /* DMA Destination Address Register 3 */
666#define DCRN_DMASA0 0x0C3 /* DMA Source Address Register 0 */
667#define DCRN_DMASA1 0x0CB /* DMA Source Address Register 1 */
668#define DCRN_DMASA2 0x0D3 /* DMA Source Address Register 2 */
669#define DCRN_DMASA3 0x0DB /* DMA Source Address Register 3 */
670#define DCRN_DMASR 0x0E0 /* DMA Status Register */
671#define DCRN_EXIER 0x042 /* External Interrupt Enable Register */
672#define EXIER_CIE 0x80000000 /* Critical Interrupt Enable */
673#define EXIER_SRIE 0x08000000 /* Serial Port Rx Int. Enable */
674#define EXIER_STIE 0x04000000 /* Serial Port Tx Int. Enable */
675#define EXIER_JRIE 0x02000000 /* JTAG Serial Port Rx Int. Enable */
676#define EXIER_JTIE 0x01000000 /* JTAG Serial Port Tx Int. Enable */
677#define EXIER_D0IE 0x00800000 /* DMA Channel 0 Interrupt Enable */
678#define EXIER_D1IE 0x00400000 /* DMA Channel 1 Interrupt Enable */
679#define EXIER_D2IE 0x00200000 /* DMA Channel 2 Interrupt Enable */
680#define EXIER_D3IE 0x00100000 /* DMA Channel 3 Interrupt Enable */
681#define EXIER_E0IE 0x00000010 /* External Interrupt 0 Enable */
682#define EXIER_E1IE 0x00000008 /* External Interrupt 1 Enable */
683#define EXIER_E2IE 0x00000004 /* External Interrupt 2 Enable */
684#define EXIER_E3IE 0x00000002 /* External Interrupt 3 Enable */
685#define EXIER_E4IE 0x00000001 /* External Interrupt 4 Enable */
686#define DCRN_EXISR 0x040 /* External Interrupt Status Register */
687#define DCRN_IOCR 0x0A0 /* Input/Output Configuration Register */
688#define IOCR_E0TE 0x80000000
689#define IOCR_E0LP 0x40000000
690#define IOCR_E1TE 0x20000000
691#define IOCR_E1LP 0x10000000
692#define IOCR_E2TE 0x08000000
693#define IOCR_E2LP 0x04000000
694#define IOCR_E3TE 0x02000000
695#define IOCR_E3LP 0x01000000
696#define IOCR_E4TE 0x00800000
697#define IOCR_E4LP 0x00400000
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200698#define IOCR_EDT 0x00080000
699#define IOCR_SOR 0x00040000
wdenk3c74e322004-02-22 23:46:08 +0000700#define IOCR_EDO 0x00008000
701#define IOCR_2XC 0x00004000
702#define IOCR_ATC 0x00002000
703#define IOCR_SPD 0x00001000
704#define IOCR_BEM 0x00000800
705#define IOCR_PTD 0x00000400
706#define IOCR_ARE 0x00000080
707#define IOCR_DRC 0x00000020
708#define IOCR_RDM(x) (((x) & 0x3) << 3)
709#define IOCR_TCS 0x00000004
710#define IOCR_SCS 0x00000002
711#define IOCR_SPC 0x00000001
wdenk935ecca2002-08-06 20:46:37 +0000712
wdenk36c72872004-06-09 17:45:32 +0000713/* System-On-Chip Version Register */
714
715/* System-On-Chip Version Register (SVR) field extraction */
716
717#define SVR_VER(svr) (((svr) >> 16) & 0xFFFF) /* Version field */
718#define SVR_REV(svr) (((svr) >> 0) & 0xFFFF) /* Revision field */
719
720#define SVR_CID(svr) (((svr) >> 28) & 0x0F) /* Company or manufacturer ID */
721#define SVR_SOCOP(svr) (((svr) >> 22) & 0x3F) /* SOC integration options */
722#define SVR_SID(svr) (((svr) >> 16) & 0x3F) /* SOC ID */
723#define SVR_PROC(svr) (((svr) >> 12) & 0x0F) /* Process revision field */
724#define SVR_MFG(svr) (((svr) >> 8) & 0x0F) /* Manufacturing revision */
725#define SVR_MJREV(svr) (((svr) >> 4) & 0x0F) /* Major SOC design revision indicator */
726#define SVR_MNREV(svr) (((svr) >> 0) & 0x0F) /* Minor SOC design revision indicator */
727
wdenk935ecca2002-08-06 20:46:37 +0000728
729/* Processor Version Register */
730
731/* Processor Version Register (PVR) field extraction */
732
wdenk3c74e322004-02-22 23:46:08 +0000733#define PVR_VER(pvr) (((pvr) >> 16) & 0xFFFF) /* Version field */
734#define PVR_REV(pvr) (((pvr) >> 0) & 0xFFFF) /* Revison field */
wdenk935ecca2002-08-06 20:46:37 +0000735
736/*
Wolfgang Denk0c8721a2005-09-23 11:05:55 +0200737 * AMCC has further subdivided the standard PowerPC 16-bit version and
wdenk935ecca2002-08-06 20:46:37 +0000738 * revision subfields of the PVR for the PowerPC 403s into the following:
739 */
740
wdenk3c74e322004-02-22 23:46:08 +0000741#define PVR_FAM(pvr) (((pvr) >> 20) & 0xFFF) /* Family field */
742#define PVR_MEM(pvr) (((pvr) >> 16) & 0xF) /* Member field */
743#define PVR_CORE(pvr) (((pvr) >> 12) & 0xF) /* Core field */
744#define PVR_CFG(pvr) (((pvr) >> 8) & 0xF) /* Configuration field */
745#define PVR_MAJ(pvr) (((pvr) >> 4) & 0xF) /* Major revision field */
746#define PVR_MIN(pvr) (((pvr) >> 0) & 0xF) /* Minor revision field */
wdenk935ecca2002-08-06 20:46:37 +0000747
748/* Processor Version Numbers */
749
wdenk3c74e322004-02-22 23:46:08 +0000750#define PVR_403GA 0x00200000
751#define PVR_403GB 0x00200100
752#define PVR_403GC 0x00200200
753#define PVR_403GCX 0x00201400
754#define PVR_405GP 0x40110000
755#define PVR_405GP_RB 0x40110040
756#define PVR_405GP_RC 0x40110082
757#define PVR_405GP_RD 0x401100C4
758#define PVR_405GP_RE 0x40110145 /* same as pc405cr rev c */
759#define PVR_405CR_RA 0x40110041
760#define PVR_405CR_RB 0x401100C5
761#define PVR_405CR_RC 0x40110145 /* same as pc405gp rev e */
762#define PVR_405EP_RA 0x51210950
763#define PVR_405GPR_RB 0x50910951
Stefan Roesee01bd212007-03-21 13:38:59 +0100764#define PVR_405EZ_RA 0x41511460
wdenk3c74e322004-02-22 23:46:08 +0000765#define PVR_440GP_RB 0x40120440
766#define PVR_440GP_RC 0x40120481
Stefan Roesec157d8e2005-08-01 16:41:48 +0200767#define PVR_440EP_RA 0x42221850
Stefan Roese9a8d82f2005-10-04 15:00:30 +0200768#define PVR_440EP_RB 0x422218D3 /* 440EP rev B and 440GR rev A have same PVR */
Stefan Roese512f8d52006-05-10 14:10:41 +0200769#define PVR_440EP_RC 0x422218D4 /* 440EP rev C and 440GR rev B have same PVR */
Stefan Roese9a8d82f2005-10-04 15:00:30 +0200770#define PVR_440GR_RA 0x422218D3 /* 440EP rev B and 440GR rev A have same PVR */
Stefan Roese512f8d52006-05-10 14:10:41 +0200771#define PVR_440GR_RB 0x422218D4 /* 440EP rev C and 440GR rev B have same PVR */
Stefan Roese887e2ec2006-09-07 11:51:23 +0200772#define PVR_440EPX1_RA 0x216218D0 /* 440EPX rev A with Security / Kasumi */
773#define PVR_440EPX2_RA 0x216218D4 /* 440EPX rev A without Security / Kasumi */
Stefan Roese2902fad2007-01-31 16:56:10 +0100774#define PVR_440GRX1_RA 0x216218D0 /* 440GRX rev A with Security / Kasumi */
775#define PVR_440GRX2_RA 0x216218D4 /* 440GRX rev A without Security / Kasumi */
wdenk3c74e322004-02-22 23:46:08 +0000776#define PVR_440GX_RA 0x51B21850
777#define PVR_440GX_RB 0x51B21851
stroese0a7c5392005-04-07 05:33:41 +0000778#define PVR_440GX_RC 0x51B21892
Stefan Roese57275b62005-11-01 10:08:03 +0100779#define PVR_440GX_RF 0x51B21894
wdenk3c74e322004-02-22 23:46:08 +0000780#define PVR_405EP_RB 0x51210950
Stefan Roese95981772007-01-13 08:01:03 +0100781#define PVR_440SP_6_RAB 0x53221850 /* 440SP rev A&B with RAID 6 support enabled */
782#define PVR_440SP_RAB 0x53321850 /* 440SP rev A&B without RAID 6 support */
783#define PVR_440SP_6_RC 0x53221891 /* 440SP rev C with RAID 6 support enabled */
784#define PVR_440SP_RC 0x53321891 /* 440SP rev C without RAID 6 support */
785#define PVR_440SPe_6_RA 0x53421890 /* 440SPe rev A with RAID 6 support enabled */
786#define PVR_440SPe_RA 0x53521890 /* 440SPe rev A without RAID 6 support */
787#define PVR_440SPe_6_RB 0x53421891 /* 440SPe rev B with RAID 6 support enabled */
788#define PVR_440SPe_RB 0x53521891 /* 440SPe rev B without RAID 6 support */
wdenk3c74e322004-02-22 23:46:08 +0000789#define PVR_601 0x00010000
790#define PVR_602 0x00050000
791#define PVR_603 0x00030000
792#define PVR_603e 0x00060000
793#define PVR_603ev 0x00070000
794#define PVR_603r 0x00071000
795#define PVR_604 0x00040000
796#define PVR_604e 0x00090000
797#define PVR_604r 0x000A0000
798#define PVR_620 0x00140000
799#define PVR_740 0x00080000
800#define PVR_750 PVR_740
801#define PVR_740P 0x10080000
802#define PVR_750P PVR_740P
wdenk42d1f032003-10-15 23:53:47 +0000803#define PVR_7400 0x000C0000
804#define PVR_7410 0x800C0000
805#define PVR_7450 0x80000000
wdenk0ac6f8b2004-07-09 23:27:13 +0000806
807#define PVR_85xx 0x80200000
808#define PVR_85xx_REV1 (PVR_85xx | 0x0010)
809#define PVR_85xx_REV2 (PVR_85xx | 0x0020)
810
Jon Loeligerdebb7352006-04-26 17:58:56 -0500811#define PVR_86xx 0x80040000
812#define PVR_86xx_REV1 (PVR_86xx | 0x0010)
wdenk42d1f032003-10-15 23:53:47 +0000813
wdenk935ecca2002-08-06 20:46:37 +0000814/*
815 * For the 8xx processors, all of them report the same PVR family for
816 * the PowerPC core. The various versions of these processors must be
817 * differentiated by the version number in the Communication Processor
818 * Module (CPM).
819 */
wdenk3c74e322004-02-22 23:46:08 +0000820#define PVR_821 0x00500000
821#define PVR_823 PVR_821
822#define PVR_850 PVR_821
823#define PVR_860 PVR_821
Wolfgang Denk1636d1c2007-06-22 23:59:00 +0200824#define PVR_7400 0x000C0000
wdenk3c74e322004-02-22 23:46:08 +0000825#define PVR_8240 0x00810100
wdenk935ecca2002-08-06 20:46:37 +0000826
wdenk8564acf2003-07-14 22:13:32 +0000827/*
828 * PowerQUICC II family processors report different PVR values depending
829 * on silicon process (HiP3, HiP4, HiP7, etc.)
830 */
831#define PVR_8260 PVR_8240
832#define PVR_8260_HIP3 0x00810101
833#define PVR_8260_HIP4 0x80811014
834#define PVR_8260_HIP7 0x80822011
wdenk5779d8d2003-12-06 23:55:10 +0000835#define PVR_8260_HIP7R1 0x80822013
wdenke1599e82004-10-10 23:27:33 +0000836#define PVR_8260_HIP7RA 0x80822014
wdenk935ecca2002-08-06 20:46:37 +0000837
Grzegorz Wianeckia9d87e22007-04-29 14:01:54 +0200838/*
839 * MPC 52xx
840 */
841#define PVR_5200 0x80822011
842#define PVR_5200B 0x80822014
843
wdenk0ac6f8b2004-07-09 23:27:13 +0000844
845/*
846 * System Version Register
847 */
848
849/* System Version Register (SVR) field extraction */
850
851#define SVR_VER(svr) (((svr) >> 16) & 0xFFFF) /* Version field */
852#define SVR_REV(svr) (((svr) >> 0) & 0xFFFF) /* Revison field */
853
Jon Loeligerd14ba6a2006-09-14 08:40:36 -0500854#define SVR_SUBVER(svr) (((svr) >> 8) & 0xFF) /* Process/MFG sub-version */
855
wdenk0ac6f8b2004-07-09 23:27:13 +0000856#define SVR_FAM(svr) (((svr) >> 20) & 0xFFF) /* Family field */
857#define SVR_MEM(svr) (((svr) >> 16) & 0xF) /* Member field */
858
859#define SVR_MAJ(svr) (((svr) >> 4) & 0xF) /* Major revision field*/
860#define SVR_MIN(svr) (((svr) >> 0) & 0xF) /* Minor revision field*/
861
862
863/*
864 * SVR_VER() Version Values
865 */
866
867#define SVR_8540 0x8030
868#define SVR_8560 0x8070
869#define SVR_8555 0x8079
870#define SVR_8541 0x807A
Andy Fleming81f481c2007-04-23 02:24:28 -0500871#define SVR_8544 0x8034
872#define SVR_8544_E 0x803C
Jon Loeligerd9b94f22005-07-25 14:05:07 -0500873#define SVR_8548 0x8031
874#define SVR_8548_E 0x8039
Jon Loeligerdebb7352006-04-26 17:58:56 -0500875#define SVR_8641 0x8090
Andy Fleming67431052007-04-23 02:54:25 -0500876#define SVR_8568_E 0x807D
Jon Loeligerd14ba6a2006-09-14 08:40:36 -0500877
wdenk0ac6f8b2004-07-09 23:27:13 +0000878
wdenk935ecca2002-08-06 20:46:37 +0000879/* I am just adding a single entry for 8260 boards. I think we may be
880 * able to combine mbx, fads, rpxlite, bseip, and classic into a single
881 * generic 8xx as well. The boards containing these processors are either
882 * identical at the processor level (due to the high integration) or so
883 * wildly different that testing _machine at run time is best replaced by
884 * conditional compilation by board type (found in their respective .h file).
885 * -- Dan
886 */
887#define _MACH_prep 0x00000001
888#define _MACH_Pmac 0x00000002 /* pmac or pmac clone (non-chrp) */
889#define _MACH_chrp 0x00000004 /* chrp machine */
890#define _MACH_mbx 0x00000008 /* Motorola MBX board */
891#define _MACH_apus 0x00000010 /* amiga with phase5 powerup */
892#define _MACH_fads 0x00000020 /* Motorola FADS board */
893#define _MACH_rpxlite 0x00000040 /* RPCG RPX-Lite 8xx board */
894#define _MACH_bseip 0x00000080 /* Bright Star Engineering ip-Engine */
895#define _MACH_yk 0x00000100 /* Motorola Yellowknife */
896#define _MACH_gemini 0x00000200 /* Synergy Microsystems gemini board */
897#define _MACH_classic 0x00000400 /* RPCG RPX-Classic 8xx board */
898#define _MACH_oak 0x00000800 /* IBM "Oak" 403 eval. board */
Wolfgang Denk0c8721a2005-09-23 11:05:55 +0200899#define _MACH_walnut 0x00001000 /* AMCC "Walnut" 405GP eval. board */
wdenk935ecca2002-08-06 20:46:37 +0000900#define _MACH_8260 0x00002000 /* Generic 8260 */
901#define _MACH_sandpoint 0x00004000 /* Motorola SPS Processor eval board */
902#define _MACH_tqm860 0x00008000 /* TQM860/L */
903#define _MACH_tqm8xxL 0x00010000 /* TQM8xxL */
wdenk756f5862005-04-03 15:51:42 +0000904#define _MACH_hidden_dragon 0x00020000 /* Motorola Hidden Dragon eval board */
wdenk935ecca2002-08-06 20:46:37 +0000905
906
907/* see residual.h for these */
908#define _PREP_Motorola 0x01 /* motorola prep */
909#define _PREP_Firm 0x02 /* firmworks prep */
910#define _PREP_IBM 0x00 /* ibm prep */
911#define _PREP_Bull 0x03 /* bull prep */
912#define _PREP_Radstone 0x04 /* Radstone Technology PLC prep */
913
914/*
915 * Radstone board types
916 */
917#define RS_SYS_TYPE_PPC1 0
918#define RS_SYS_TYPE_PPC2 1
919#define RS_SYS_TYPE_PPC1a 2
920#define RS_SYS_TYPE_PPC2a 3
921#define RS_SYS_TYPE_PPC4 4
922#define RS_SYS_TYPE_PPC4a 5
923#define RS_SYS_TYPE_PPC2ep 6
924
925/* these are arbitrary */
926#define _CHRP_Motorola 0x04 /* motorola chrp, the cobra */
927#define _CHRP_IBM 0x05 /* IBM chrp, the longtrail and longtrail 2 */
928
929#define _GLOBAL(n)\
930 .globl n;\
931n:
932
933/* Macros for setting and retrieving special purpose registers */
934
935#define stringify(s) tostring(s)
936#define tostring(s) #s
937
938#define mfdcr(rn) ({unsigned int rval; \
939 asm volatile("mfdcr %0," stringify(rn) \
940 : "=r" (rval)); rval;})
941#define mtdcr(rn, v) asm volatile("mtdcr " stringify(rn) ",%0" : : "r" (v))
942
943#define mfmsr() ({unsigned int rval; \
944 asm volatile("mfmsr %0" : "=r" (rval)); rval;})
945#define mtmsr(v) asm volatile("mtmsr %0" : : "r" (v))
946
947#define mfspr(rn) ({unsigned int rval; \
948 asm volatile("mfspr %0," stringify(rn) \
949 : "=r" (rval)); rval;})
950#define mtspr(rn, v) asm volatile("mtspr " stringify(rn) ",%0" : : "r" (v))
951
952#define tlbie(v) asm volatile("tlbie %0 \n sync" : : "r" (v))
953
954/* Segment Registers */
955
956#define SR0 0
957#define SR1 1
958#define SR2 2
959#define SR3 3
960#define SR4 4
961#define SR5 5
962#define SR6 6
963#define SR7 7
964#define SR8 8
965#define SR9 9
966#define SR10 10
967#define SR11 11
968#define SR12 12
969#define SR13 13
970#define SR14 14
971#define SR15 15
972
973#ifndef __ASSEMBLY__
974#ifndef CONFIG_MACH_SPECIFIC
975extern int _machine;
976extern int have_of;
977#endif /* CONFIG_MACH_SPECIFIC */
978
979/* what kind of prep workstation we are */
980extern int _prep_type;
981/*
982 * This is used to identify the board type from a given PReP board
983 * vendor. Board revision is also made available.
984 */
985extern unsigned char ucSystemType;
986extern unsigned char ucBoardRev;
987extern unsigned char ucBoardRevMaj, ucBoardRevMin;
988
989struct task_struct;
990void start_thread(struct pt_regs *regs, unsigned long nip, unsigned long sp);
991void release_thread(struct task_struct *);
992
993/*
994 * Create a new kernel thread.
995 */
996extern long kernel_thread(int (*fn)(void *), void *arg, unsigned long flags);
997
998/*
999 * Bus types
1000 */
1001#define EISA_bus 0
1002#define EISA_bus__is_a_macro /* for versions in ksyms.c */
1003#define MCA_bus 0
1004#define MCA_bus__is_a_macro /* for versions in ksyms.c */
1005
1006/* Lazy FPU handling on uni-processor */
1007extern struct task_struct *last_task_used_math;
1008extern struct task_struct *last_task_used_altivec;
1009
1010/*
1011 * this is the minimum allowable io space due to the location
1012 * of the io areas on prep (first one at 0x80000000) but
1013 * as soon as I get around to remapping the io areas with the BATs
1014 * to match the mac we can raise this. -- Cort
1015 */
1016#define TASK_SIZE (0x80000000UL)
1017
1018/* This decides where the kernel will search for a free chunk of vm
1019 * space during mmap's.
1020 */
1021#define TASK_UNMAPPED_BASE (TASK_SIZE / 8 * 3)
1022
1023typedef struct {
1024 unsigned long seg;
1025} mm_segment_t;
1026
1027struct thread_struct {
1028 unsigned long ksp; /* Kernel stack pointer */
1029 unsigned long wchan; /* Event task is sleeping on */
1030 struct pt_regs *regs; /* Pointer to saved register state */
1031 mm_segment_t fs; /* for get_fs() validation */
1032 void *pgdir; /* root of page-table tree */
1033 signed long last_syscall;
1034 double fpr[32]; /* Complete floating point set */
1035 unsigned long fpscr_pad; /* fpr ... fpscr must be contiguous */
1036 unsigned long fpscr; /* Floating point status */
1037#ifdef CONFIG_ALTIVEC
1038 vector128 vr[32]; /* Complete AltiVec set */
1039 vector128 vscr; /* AltiVec status */
1040 unsigned long vrsave;
1041#endif /* CONFIG_ALTIVEC */
1042};
1043
1044#define INIT_SP (sizeof(init_stack) + (unsigned long) &init_stack)
1045
1046#define INIT_THREAD { \
1047 INIT_SP, /* ksp */ \
1048 0, /* wchan */ \
1049 (struct pt_regs *)INIT_SP - 1, /* regs */ \
1050 KERNEL_DS, /*fs*/ \
1051 swapper_pg_dir, /* pgdir */ \
1052 0, /* last_syscall */ \
1053 {0}, 0, 0 \
1054}
1055
1056/*
1057 * Note: the vm_start and vm_end fields here should *not*
1058 * be in kernel space. (Could vm_end == vm_start perhaps?)
1059 */
1060#define INIT_MMAP { &init_mm, 0, 0x1000, NULL, \
1061 PAGE_SHARED, VM_READ | VM_WRITE | VM_EXEC, \
1062 1, NULL, NULL }
1063
1064/*
1065 * Return saved PC of a blocked thread. For now, this is the "user" PC
1066 */
1067static inline unsigned long thread_saved_pc(struct thread_struct *t)
1068{
1069 return (t->regs) ? t->regs->nip : 0;
1070}
1071
1072#define copy_segments(tsk, mm) do { } while (0)
1073#define release_segments(mm) do { } while (0)
1074#define forget_segments() do { } while (0)
1075
1076unsigned long get_wchan(struct task_struct *p);
1077
1078#define KSTK_EIP(tsk) ((tsk)->thread.regs->nip)
1079#define KSTK_ESP(tsk) ((tsk)->thread.regs->gpr[1])
1080
1081/*
1082 * NOTE! The task struct and the stack go together
1083 */
1084#define THREAD_SIZE (2*PAGE_SIZE)
1085#define alloc_task_struct() \
1086 ((struct task_struct *) __get_free_pages(GFP_KERNEL,1))
1087#define free_task_struct(p) free_pages((unsigned long)(p),1)
1088#define get_task_struct(tsk) atomic_inc(&mem_map[MAP_NR(tsk)].count)
1089
1090/* in process.c - for early bootup debug -- Cort */
1091int ll_printk(const char *, ...);
1092void ll_puts(const char *);
1093
1094#define init_task (init_task_union.task)
1095#define init_stack (init_task_union.stack)
1096
1097/* In misc.c */
1098void _nmask_and_or_msr(unsigned long nmask, unsigned long or_val);
1099
1100#endif /* ndef ASSEMBLY*/
1101
1102#ifdef CONFIG_MACH_SPECIFIC
1103#if defined(CONFIG_8xx)
1104#define _machine _MACH_8xx
1105#define have_of 0
1106#elif defined(CONFIG_OAK)
1107#define _machine _MACH_oak
1108#define have_of 0
1109#elif defined(CONFIG_WALNUT)
1110#define _machine _MACH_walnut
1111#define have_of 0
1112#elif defined(CONFIG_APUS)
1113#define _machine _MACH_apus
1114#define have_of 0
1115#elif defined(CONFIG_GEMINI)
1116#define _machine _MACH_gemini
1117#define have_of 0
1118#elif defined(CONFIG_8260)
1119#define _machine _MACH_8260
1120#define have_of 0
1121#elif defined(CONFIG_SANDPOINT)
1122#define _machine _MACH_sandpoint
wdenk756f5862005-04-03 15:51:42 +00001123#elif defined(CONFIG_HIDDEN_DRAGON)
1124#define _machine _MACH_hidden_dragon
wdenk935ecca2002-08-06 20:46:37 +00001125#define have_of 0
1126#else
1127#error "Machine not defined correctly"
1128#endif
1129#endif /* CONFIG_MACH_SPECIFIC */
1130
1131#endif /* __ASM_PPC_PROCESSOR_H */