blob: 9ab30ecbaff2e95f692c5e10261aa1f72534107c [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
wdenkc837dcb2004-01-20 23:12:12 +00002 * (C) Copyright 2000-2004
wdenkc6097192002-11-03 00:24:07 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 * David Updegraff, Cray, Inc. dave@cray.com: our 405 is walnut-lite..
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31#define CONFIG_CRAYL1
32/*
33 * High Level Configuration Options
34 * (easy to change)
35 */
36
37#define CONFIG_405GP 1 /* This is a PPC405 CPU */
38#define CONFIG_4xx 1 /* ...member of PPC405 family */
39#define CONFIG_SYS_CLK_FREQ 25000000
40#define CONFIG_BAUDRATE 9600
41#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
Ben Warren96e21f82008-10-27 23:50:15 -070042
43#define CONFIG_PPC4xx_EMAC
wdenkc6097192002-11-03 00:24:07 +000044#define CONFIG_MII 1 /* MII PHY management */
45#define CONFIG_PHY_ADDR 1 /* PHY address; handling of ENET */
wdenkc837dcb2004-01-20 23:12:12 +000046#define CONFIG_BOARD_EARLY_INIT_F 1 /* early setup for 405gp */
wdenkc6097192002-11-03 00:24:07 +000047#define CONFIG_MISC_INIT_R 1 /* so that a misc_init_r() is called */
Ben Warren18cc7af2009-04-28 16:50:53 -070048#define CONFIG_NET_MULTI
wdenkc6097192002-11-03 00:24:07 +000049
50/* set PRAM to keep U-Boot out, mem= to keep linux out, and initrd_hi to
51 * keep possible initrd ramdisk decompression out. This is in k (1024 bytes)
wdenk8bde7f72003-06-27 21:31:46 +000052 #define CONFIG_PRAM 16
wdenkc6097192002-11-03 00:24:07 +000053 */
wdenk7f70e852003-05-20 14:25:27 +000054#define CONFIG_LOADADDR 0x100000 /* where TFTP images go */
wdenkc6097192002-11-03 00:24:07 +000055#undef CONFIG_BOOTARGS
56
wdenk7f70e852003-05-20 14:25:27 +000057/* Bootcmd is overridden by the bootscript in board/cray/L1
wdenkc6097192002-11-03 00:24:07 +000058 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059#define CONFIG_SYS_AUTOLOAD "no"
wdenk7f70e852003-05-20 14:25:27 +000060#define CONFIG_BOOTCOMMAND "dhcp"
wdenkc6097192002-11-03 00:24:07 +000061
wdenk8bde7f72003-06-27 21:31:46 +000062/*
wdenkc6097192002-11-03 00:24:07 +000063 * ..during experiments..
64 #define CONFIG_SERVERIP 10.0.0.1
wdenk8bde7f72003-06-27 21:31:46 +000065 #define CONFIG_ETHADDR 00:40:a6:80:14:5
wdenkc6097192002-11-03 00:24:07 +000066 */
67#define CONFIG_HARD_I2C 1 /* hardware support for i2c */
Stefan Roesed0b0dca2010-04-01 14:37:24 +020068#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
wdenk7f70e852003-05-20 14:25:27 +000069#define CONFIG_SDRAM_BANK0 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
71#define CONFIG_SYS_I2C_SLAVE 0x7F
72#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
73#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
wdenkc6097192002-11-03 00:24:07 +000074#define CONFIG_IDENT_STRING "Cray L1"
75#define CONFIG_ENV_OVERWRITE 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020076#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
77#define CONFIG_SYS_HUSH_PARSER 1
78#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020079#define CONFIG_SOURCE 1
wdenkc6097192002-11-03 00:24:07 +000080
81
Jon Loeliger49cf7e82007-07-05 19:52:35 -050082/*
83 * Command line configuration.
84 */
85
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020086#define CONFIG_CMD_ASKENV
Jon Loeliger49cf7e82007-07-05 19:52:35 -050087#define CONFIG_CMD_BDI
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020088#define CONFIG_CMD_CONSOLE
89#define CONFIG_CMD_DATE
90#define CONFIG_CMD_DHCP
91#define CONFIG_CMD_DIAG
92#define CONFIG_CMD_ECHO
93#define CONFIG_CMD_EEPROM
Jon Loeliger49cf7e82007-07-05 19:52:35 -050094#define CONFIG_CMD_FLASH
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020095#define CONFIG_CMD_I2C
96#define CONFIG_CMD_IMI
97#define CONFIG_CMD_IMMAP
Jon Loeliger49cf7e82007-07-05 19:52:35 -050098#define CONFIG_CMD_MEMORY
99#define CONFIG_CMD_NET
Jon Loeliger49cf7e82007-07-05 19:52:35 -0500100#define CONFIG_CMD_REGINFO
Jon Loeliger49cf7e82007-07-05 19:52:35 -0500101#define CONFIG_CMD_RUN
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200102#define CONFIG_CMD_SAVEENV
Jon Loeliger49cf7e82007-07-05 19:52:35 -0500103#define CONFIG_CMD_SETGETDCR
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200104#define CONFIG_CMD_SOURCE
Jon Loeliger49cf7e82007-07-05 19:52:35 -0500105
wdenkc6097192002-11-03 00:24:07 +0000106
107/*
Jon Loeliger5d2ebe12007-07-09 21:16:53 -0500108 * BOOTP options
wdenkc6097192002-11-03 00:24:07 +0000109 */
Jon Loeliger5d2ebe12007-07-09 21:16:53 -0500110#define CONFIG_BOOTP_SUBNETMASK
111#define CONFIG_BOOTP_GATEWAY
112#define CONFIG_BOOTP_HOSTNAME
113#define CONFIG_BOOTP_BOOTPATH
114#define CONFIG_BOOTP_VENDOREX
115#define CONFIG_BOOTP_DNS
116#define CONFIG_BOOTP_BOOTFILESIZE
117
wdenkc6097192002-11-03 00:24:07 +0000118
wdenk8bde7f72003-06-27 21:31:46 +0000119/*
wdenk7f70e852003-05-20 14:25:27 +0000120 * how many time to fail & restart a net-TFTP before giving up & resetting
121 * the board hoping that a reset of net interface might help..
122 */
123#define CONFIG_NET_RESET 5
124
wdenk8bde7f72003-06-27 21:31:46 +0000125/*
wdenkc6097192002-11-03 00:24:07 +0000126 * bauds. Just to make it compile; in our case, I read the base_baud
127 * from the DCR anyway, so its kinda-tied to the above ref. clock which in turn
128 * drives the system clock.
129 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130#define CONFIG_SYS_BASE_BAUD 403225
131#define CONFIG_SYS_BAUDRATE_TABLE \
wdenkc6097192002-11-03 00:24:07 +0000132 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
133
wdenkc6097192002-11-03 00:24:07 +0000134/*
135 * Miscellaneous configurable options
136 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
138#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
139#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
140#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
141#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
wdenkc6097192002-11-03 00:24:07 +0000142
143
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200144#define CONFIG_SYS_LOAD_ADDR 0x100000 /* where to load what we get from TFTP */
145#define CONFIG_SYS_TFTP_LOADADDR CONFIG_SYS_LOAD_ADDR
146#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
147#define CONFIG_SYS_DRAM_TEST 1
wdenkc6097192002-11-03 00:24:07 +0000148
149/*-----------------------------------------------------------------------
150 * Start addresses for the final memory configuration
151 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenkc6097192002-11-03 00:24:07 +0000153 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_SDRAM_BASE 0x00000000
155#define CONFIG_SYS_FLASH_BASE 0xFFC00000
156#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
wdenkc6097192002-11-03 00:24:07 +0000157
wdenkc6097192002-11-03 00:24:07 +0000158
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_MONITOR_LEN (192 * 1024) /* Reserve 192 kB for Monitor */
wdenkc6097192002-11-03 00:24:07 +0000160
161/*
162 * For booting Linux, the board info and command line data
163 * have to be in the first 8 MB of memory, since this is
164 * the maximum mapped by the Linux kernel during initialization.
165 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkc6097192002-11-03 00:24:07 +0000167/*-----------------------------------------------------------------------
168 * FLASH organization
169 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
171#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max number of sectors on one chip */
172#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
173#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
wdenkc6097192002-11-03 00:24:07 +0000174
175/* BEG ENVIRONNEMENT FLASH: needs to be a whole FlashSector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200176#define CONFIG_ENV_OFFSET 0x3c8000
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200177#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200178#define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment area */
179#define CONFIG_ENV_SECT_SIZE 0x10000 /* see README - env sector total size */
wdenkc6097192002-11-03 00:24:07 +0000180
wdenk7f70e852003-05-20 14:25:27 +0000181/* Memory tests: U-BOOT relocates itself to the top of Ram, so its at
wdenkc6097192002-11-03 00:24:07 +0000182 * 32meg-(128k+some_malloc_space+copy-of-ENV sector)..
183 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184#define CONFIG_SYS_SDRAM_SIZE 32 /* megs of ram */
185#define CONFIG_SYS_MEMTEST_START 0x2000 /* memtest works from the end of */
wdenkc6097192002-11-03 00:24:07 +0000186 /* the exception vector table */
187 /* to the end of the DRAM */
188 /* less monitor and malloc area */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200189#define CONFIG_SYS_STACK_USAGE 0x10000 /* Reserve 64k for the stack usage */
190#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* 128k for malloc space */
191#define CONFIG_SYS_MEM_END_USAGE ( CONFIG_SYS_MONITOR_LEN \
192 + CONFIG_SYS_MALLOC_LEN \
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200193 + CONFIG_ENV_SECT_SIZE \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194 + CONFIG_SYS_STACK_USAGE )
wdenkc6097192002-11-03 00:24:07 +0000195
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_SIZE * 1024 * 1024 - CONFIG_SYS_MEM_END_USAGE)
wdenkc6097192002-11-03 00:24:07 +0000197/* END ENVIRONNEMENT FLASH */
198
wdenkc6097192002-11-03 00:24:07 +0000199/*
200 * Init Memory Controller:
201 *
202 * BR0/1 and OR0/1 (FLASH)
203 */
204
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define FLASH_BASE0_PRELIM CONFIG_SYS_FLASH_BASE /* FLASH bank #0 */
wdenkc6097192002-11-03 00:24:07 +0000206
207
208/*-----------------------------------------------------------------------
209 * Definitions for initial stack pointer and data area (in OnChipMem )
210 */
wdenk7f70e852003-05-20 14:25:27 +0000211#if 1
212/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200213#define CONFIG_SYS_TEMP_STACK_OCM 1
214#define CONFIG_SYS_OCM_DATA_ADDR 0xF0000000
215#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
wdenk7f70e852003-05-20 14:25:27 +0000216
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
218#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */
219#define CONFIG_SYS_GBL_DATA_SIZE 256 /* size in bytes reserved for initial data */
220#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
221#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk7f70e852003-05-20 14:25:27 +0000222#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200223#define CONFIG_SYS_OCM_DATA_ADDR 0xF0000000
224#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
225#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of On Chip SRAM */
226#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of On Chip SRAM */
227#define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
228#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
229#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk7f70e852003-05-20 14:25:27 +0000230#endif
wdenkc6097192002-11-03 00:24:07 +0000231
232/*-----------------------------------------------------------------------
233 * Definitions for Serial Presence Detect EEPROM address
234 */
235#define EEPROM_WRITE_ADDRESS 0xA0
236#define EEPROM_READ_ADDRESS 0xA1
237
238/*
239 * Internal Definitions
240 *
241 * Boot Flags
242 */
243#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
244#define BOOTFLAG_WARM 0x02 /* Software reboot */
245
246#endif /* __CONFIG_H */