blob: 41ec1d52e39b0309000952756e3ec2d5ab9d29e8 [file] [log] [blame]
Wolfgang Denk99b0d282005-10-05 00:19:34 +02001/*
2 * Rick Bronson <rick@efn.org>
3 *
4 * Configuation settings for the AT91RM9200DK board.
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25/*
26 * Adatped for KwikByte KB920x board from at91rm9200dk.h: 22APR2005
27 */
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
Jens Scharsig425de622010-02-03 22:45:42 +010032#define CONFIG_AT91_LEGACY
33
Wolfgang Denk99b0d282005-10-05 00:19:34 +020034/* ARM asynchronous clock */
35#define AT91C_MAIN_CLOCK 180000000 /* from 10 MHz crystal */
36#define AT91C_MASTER_CLOCK 60000000 /* peripheral clock (AT91C_MASTER_CLOCK / 3) */
37
38#define AT91_SLOW_CLOCK 32768 /* slow clock */
39
40#define CONFIG_ARM920T 1 /* This is an ARM920T Core */
41#define CONFIG_AT91RM9200 1 /* It's an Atmel AT91RM9200 SoC */
42/* Only define one of the following, based on board type */
43/* #define CONFIG_KB9200 1 KwikByte KB9202 board */
44/* #define CONFIG_KB9201 1 KwikByte KB9202 board */
45#define CONFIG_KB9202 1 /* KwikByte KB9202 board */
46
47#define CONFIG_KB920x 1 /* Any KB920x board */
48#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
49#define USE_920T_MMU 1
50
51#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
52#define CONFIG_SETUP_MEMORY_TAGS 1
53#define CONFIG_INITRD_TAG 1
54
55#define CONFIG_SKIP_LOWLEVEL_INIT
Jens Scharsig80523522008-11-18 10:48:46 +010056#define CONFIG_SKIP_RELOCATE_UBOOT /* undef this for direct boot from */
57 /* NOR flash without preloader */
Wolfgang Denk99b0d282005-10-05 00:19:34 +020058
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059#define CONFIG_SYS_LONGHELP
Wolfgang Denk99b0d282005-10-05 00:19:34 +020060
Wolfgang Denkb83dcc12008-05-04 21:34:23 +020061#ifndef roundup
62#define roundup(x, y) ((((x) + ((y) - 1)) / (y)) * (y))
63#endif
Wolfgang Denk99b0d282005-10-05 00:19:34 +020064/*
65 * Size of malloc() pool
66 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020067#define CONFIG_SYS_MALLOC_LEN (roundup(CONFIG_ENV_SIZE,4096) + 128*1024)
68#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
Wolfgang Denk99b0d282005-10-05 00:19:34 +020069
70#define CONFIG_BAUDRATE 115200
71
72/*
73 * Hardware drivers
74 */
75
76/* define one of these to choose the DBGU, USART0 or USART1 as console */
Jean-Christophe PLAGNIOL-VILLARDbeebd852009-03-27 23:26:43 +010077#define CONFIG_AT91RM9200_USART
Wolfgang Denk99b0d282005-10-05 00:19:34 +020078#define CONFIG_DBGU
79#undef CONFIG_USART0
80#undef CONFIG_USART1
81
82#undef CONFIG_HWFLOW /* don't include RTS/CTS flow control support */
83
84#undef CONFIG_MODEM_SUPPORT /* disable modem initialization stuff */
85
86#define CONFIG_BOOTDELAY 3
87#define CONFIG_ENV_OVERWRITE 1
88
Wolfgang Denk99b0d282005-10-05 00:19:34 +020089
Jon Loeligerbc234c12007-07-04 22:32:51 -050090/*
Jon Loeliger7f5c0152007-07-10 09:38:02 -050091 * BOOTP options
92 */
93#define CONFIG_BOOTP_BOOTFILESIZE
94#define CONFIG_BOOTP_BOOTPATH
95#define CONFIG_BOOTP_GATEWAY
96#define CONFIG_BOOTP_HOSTNAME
97
98
99/*
Jon Loeligerbc234c12007-07-04 22:32:51 -0500100 * Command line configuration.
101 */
102#include <config_cmd_default.h>
103
104#define CONFIG_CMD_I2C
105#define CONFIG_CMD_PING
106#define CONFIG_CMD_DHCP
107
108#undef CONFIG_CMD_BDI
109#undef CONFIG_CMD_FPGA
110#undef CONFIG_CMD_MISC
111
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200112
113#define CONFIG_NR_DRAM_BANKS 1
114#define PHYS_SDRAM 0x20000000
115#define PHYS_SDRAM_SIZE 0x2000000 /* 32 megs */
116
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
118#define CONFIG_SYS_MEMTEST_END CONFIG_SYS_MEMTEST_START + PHYS_SDRAM_SIZE - (512*1024)
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200119
Jens Scharsigc041e9d2010-01-23 12:03:45 +0100120#define CONFIG_NET_MULTI 1
121#ifdef CONFIG_NET_MULTI
122#define CONFIG_DRIVER_AT91EMAC 1
123#define CONFIG_SYS_RX_ETH_BUFFER 8
124#else
125#define CONFIG_DRIVER_ETHER 1
126#endif
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200127#define CONFIG_NET_RETRY_COUNT 20
128
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_FLASH_BASE 0x10000000
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200130
131#ifdef CONFIG_KB9202
132#define PHYS_FLASH_SIZE 0x1000000
133#else
134#define PHYS_FLASH_SIZE 0x200000
135#endif
136
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_MAX_FLASH_BANKS 1
138#define CONFIG_SYS_MAX_FLASH_SECT 256
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200139
140#define CONFIG_HARD_I2C
141
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200142#define CONFIG_ENV_IS_IN_EEPROM
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200143
144#ifdef CONFIG_KB9202
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200145#define CONFIG_ENV_OFFSET 0x3E00
146#define CONFIG_ENV_SIZE 0x0200
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200147#else
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200148#define CONFIG_ENV_OFFSET 0x1000
149#define CONFIG_ENV_SIZE 0x1000
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200150#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
152#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
153#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
154#define CONFIG_SYS_I2C_SPEED 50000
155#define CONFIG_SYS_I2C_SLAVE 0 /* not used */
156#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200157
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_LOAD_ADDR 0x21000000 /* default load address */
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200159
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200161
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_SYS_PROMPT "U-Boot> " /* Monitor Command Prompt */
163#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
164#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
165#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200166
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200167#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_FLASH_CFI
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200169
170#ifndef __ASSEMBLY__
171/*-----------------------------------------------------------------------
172 * Board specific extension for bd_info
173 *
174 * This structure is embedded in the global bd_info (bd_t) structure
175 * and can be used by the board specific code (eg board/...)
176 */
177
178struct bd_info_ext {
179 /* helper variable for board environment handling
180 *
181 * env_crc_valid == 0 => uninitialised
182 * env_crc_valid > 0 => environment crc in flash is valid
183 * env_crc_valid < 0 => environment crc in flash is invalid
184 */
185 int env_crc_valid;
186};
187#endif
188
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200189#define CONFIG_SYS_HZ 1000
190#define CONFIG_SYS_HZ_CLOCK AT91C_MASTER_CLOCK/2 /* AT91C_TC0_CMR is implicitly set to */
Wolfgang Denk99b0d282005-10-05 00:19:34 +0200191 /* AT91C_TC_TIMER_DIV1_CLOCK */
192
193#define CONFIG_STACKSIZE (32*1024) /* regular stack */
194
195#ifdef CONFIG_USE_IRQ
196#error CONFIG_USE_IRQ not supported
197#endif
198
199#endif