blob: f397a36d68016ea6120962de49ff7d9aece99bb6 [file] [log] [blame]
Jagan Tekia8a8fc92015-06-27 00:51:33 +05301Zynq SPI controller Device Tree Bindings
2----------------------------------------
3
4Required properties:
5- compatible : Should be "xlnx,spi-zynq".
6- reg : Physical base address and size of SPI registers map.
7- status : Status will be disabled in dtsi and enabled in required dts.
8- interrupt-parent : Must be core interrupt controller.
9- interrupts : Property with a value describing the interrupt
10 number.
11- clocks : Clock phandles (see clock bindings for details).
12- clock-names : List of input clock names - "ref_clk", "pclk"
13 (See clock bindings for details).
Jagan Tekicdc9dd02015-06-27 00:51:34 +053014- spi-max-frequency : Maximum SPI clocking speed of device in Hz
Jagan Tekia8a8fc92015-06-27 00:51:33 +053015
16Example:
17
18 spi@e0006000 {
19 compatible = "xlnx,zynq-spi";
20 reg = <0xe0006000 0x1000>;
21 status = "disabled";
22 interrupt-parent = <&intc>;
23 interrupts = <0 26 4>;
24 clocks = <&clkc 25>, <&clkc 34>;
25 clock-names = "ref_clk", "pclk";
Jagan Tekicdc9dd02015-06-27 00:51:34 +053026 spi-max-frequency = <166666700>;
Jagan Tekia8a8fc92015-06-27 00:51:33 +053027 #address-cells = <1>;
28 #size-cells = <0>;
29 } ;