blob: f9f817596ff2f97af29e4d6e2415c2cefef3f13a [file] [log] [blame]
Troy Kiskyabbab702012-10-22 15:19:01 +00001/*
2 * watchdog.c - driver for i.mx on-chip watchdog
3 *
4 * Licensed under the GPL-2 or later.
5 */
6
7#include <common.h>
8#include <asm/io.h>
9#include <watchdog.h>
10#include <asm/arch/imx-regs.h>
Fabio Estevamf5327272015-10-03 14:20:59 -030011#include <fsl_wdog.h>
Troy Kiskyabbab702012-10-22 15:19:01 +000012
13#ifdef CONFIG_IMX_WATCHDOG
14void hw_watchdog_reset(void)
15{
16 struct watchdog_regs *wdog = (struct watchdog_regs *)WDOG1_BASE_ADDR;
17
18 writew(0x5555, &wdog->wsr);
19 writew(0xaaaa, &wdog->wsr);
20}
21
22void hw_watchdog_init(void)
23{
24 struct watchdog_regs *wdog = (struct watchdog_regs *)WDOG1_BASE_ADDR;
25 u16 timeout;
26
27 /*
28 * The timer watchdog can be set between
29 * 0.5 and 128 Seconds. If not defined
30 * in configuration file, sets 128 Seconds
31 */
32#ifndef CONFIG_WATCHDOG_TIMEOUT_MSECS
33#define CONFIG_WATCHDOG_TIMEOUT_MSECS 128000
34#endif
35 timeout = (CONFIG_WATCHDOG_TIMEOUT_MSECS / 500) - 1;
Anatolij Gustschin723ec692013-09-30 12:52:38 +020036 writew(WCR_WDZST | WCR_WDBG | WCR_WDE | WCR_WDT | WCR_SRS |
Sebastian Siewior5cab8742015-03-03 17:45:43 +010037 SET_WCR_WT(timeout), &wdog->wcr);
Troy Kiskyabbab702012-10-22 15:19:01 +000038 hw_watchdog_reset();
39}
40#endif
41
42void reset_cpu(ulong addr)
43{
44 struct watchdog_regs *wdog = (struct watchdog_regs *)WDOG1_BASE_ADDR;
45
Andrey Skvortsov587c3f82015-12-20 21:09:58 +030046 clrsetbits_le16(&wdog->wcr, WCR_WT_MSK, WCR_WDE);
Peng Fan623d96e2015-09-14 13:34:44 +080047
Troy Kiskyabbab702012-10-22 15:19:01 +000048 writew(0x5555, &wdog->wsr);
49 writew(0xaaaa, &wdog->wsr); /* load minimum 1/2 second timeout */
50 while (1) {
51 /*
52 * spin for .5 seconds before reset
53 */
54 }
55}