Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / d0ee7f295d742a80000cf6703a3fb9a7cb32ad68 / . / configs / MPC8548CDS_legacy_defconfig
blob: 4bd0b1a27b77f16f958fecbf1cc2f4b3f30d8826 [file] [log] [blame]
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rinidd2986a2022-03-30 09:30:15 -0400[diff] [blame]2CONFIG_SYS_IMMR=0xE0000000
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0xFFF80000
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x100000
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x2000
6CONFIG_ENV_SECT_SIZE=0x20000
Tom Rinif7d0ae92020-07-28 08:46:52 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="mpc8548cds"
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]8CONFIG_ENV_ADDR=0xFFF60000
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]9CONFIG_MPC85xx=y
Simon Glass230ecd72017-05-17 03:25:15 -0600[diff] [blame]10# CONFIG_CMD_ERRATA is not set
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]11CONFIG_TARGET_MPC8548CDS=y
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]12CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Tom Rini11f077b2022-03-23 17:19:58 -0400[diff] [blame]13CONFIG_TARGET_MPC8548CDS_LEGACY=y
Simon Glass73223f02016-02-22 22:55:43 -0700[diff] [blame]14CONFIG_OF_BOARD_SETUP=y
15CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini2f8a6db2021-12-14 13:36:40 -0500[diff] [blame]16CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]17CONFIG_BOOTDELAY=10
Tom Rini970bf862021-11-10 09:11:40 -0500[diff] [blame]18CONFIG_USE_BOOTCOMMAND=y
19CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/nfs rw nfsroot=$serverip:$rootpath ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off console=$consoledev,$baudrate $othbootargs;tftp $loadaddr $bootfile;tftp $fdtaddr $fdtfile;bootm $loadaddr - $fdtaddr"
Adam Ford8ccf98b2018-07-29 13:13:29 -0500[diff] [blame]20# CONFIG_MISC_INIT_R is not set
Tom Rinid7d40f62021-08-17 17:59:41 -0400[diff] [blame]21CONFIG_ID_EEPROM=y
Tom Riniadad96e2016-04-21 21:37:19 -0400[diff] [blame]22CONFIG_HUSH_PARSER=y
Tom Rinid0ee7f22022-05-11 17:38:09 -0400[diff] [blame^]23CONFIG_SYS_PBSIZE=276
Tuomas Tynkkynenad12dc12017-10-08 21:48:01 +0300[diff] [blame]24CONFIG_CMD_IMLS=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]25CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]26CONFIG_CMD_I2C=y
Simon Glass6500ec72017-08-04 16:34:34 -0600[diff] [blame]27CONFIG_CMD_PCI=y
Tom Rinia542e432022-02-25 11:19:50 -0500[diff] [blame]28CONFIG_BOOTP_BOOTFILESIZE=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]29CONFIG_CMD_MII=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]30CONFIG_CMD_PING=y
Simon Glass551c3932017-05-17 03:25:25 -0600[diff] [blame]31# CONFIG_CMD_HASH is not set
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]32CONFIG_OF_CONTROL=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]33CONFIG_ENV_OVERWRITE=y
Tom Rinifdfb17b2022-02-25 11:19:48 -0500[diff] [blame]34CONFIG_USE_BOOTFILE=y
35CONFIG_BOOTFILE="8548cds/uImage.uboot"
Tom Rini0e14cdf2022-03-11 09:12:07 -0500[diff] [blame]36CONFIG_USE_ETHPRIME=y
37CONFIG_ETHPRIME="eTSEC0"
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]38CONFIG_DM=y
Tom Rinif9147d62022-02-25 11:19:53 -0500[diff] [blame]39CONFIG_CHIP_SELECTS_PER_CTRL=2
Tom Rini95372162021-08-21 13:50:18 -0400[diff] [blame]40CONFIG_DDR_ECC=y
41CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rinic7fad782021-11-13 18:10:40 -0500[diff] [blame]42CONFIG_SYS_BR0_PRELIM_BOOL=y
43CONFIG_SYS_BR0_PRELIM=0xFF801001
44CONFIG_SYS_OR0_PRELIM=0xFF806E65
45CONFIG_SYS_BR1_PRELIM_BOOL=y
46CONFIG_SYS_BR1_PRELIM=0xFF001001
47CONFIG_SYS_OR1_PRELIM=0xFF806E65
48CONFIG_SYS_BR2_PRELIM_BOOL=y
49CONFIG_SYS_BR2_PRELIM=0xF0001861
50CONFIG_SYS_OR2_PRELIM=0xFC006901
51CONFIG_SYS_BR3_PRELIM_BOOL=y
52CONFIG_SYS_BR3_PRELIM=0xF8000801
53CONFIG_SYS_OR3_PRELIM=0xFFF00FF7
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]54CONFIG_DM_I2C=y
Tom Rinifc8d3b92021-08-18 23:12:37 -0400[diff] [blame]55CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rini6d5d0c92021-08-18 23:12:35 -0400[diff] [blame]56CONFIG_SYS_I2C_FSL=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]57CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Tom Rini8728c972017-03-13 13:48:42 -0400[diff] [blame]58# CONFIG_MMC is not set
Masahiro Yamadae856bdc2017-02-11 22:43:54 +0900[diff] [blame]59CONFIG_MTD_NOR_FLASH=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]60CONFIG_FLASH_CFI_DRIVER=y
61CONFIG_SYS_FLASH_CFI=y
Patrick Delaunay0f9595b2022-01-04 14:24:00 +0100[diff] [blame]62CONFIG_SYS_MAX_FLASH_BANKS=2
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]63CONFIG_PHY_ATHEROS=y
64CONFIG_PHY_BROADCOM=y
65CONFIG_PHY_DAVICOM=y
66CONFIG_PHY_LXT=y
Mario Sixa8ca5c82018-04-27 14:52:21 +0200[diff] [blame]67CONFIG_PHY_MARVELL=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]68CONFIG_PHY_NATSEMI=y
69CONFIG_PHY_REALTEK=y
70CONFIG_PHY_SMSC=y
71CONFIG_PHY_VITESSE=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]72CONFIG_PHY_GIGE=y
Simon Glassa77fda12015-08-19 09:33:43 -0600[diff] [blame]73CONFIG_E1000=y
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]74CONFIG_MII=y
75CONFIG_TSEC_ENET=y
Hou Zhiqiang43e881e2019-08-27 11:05:29 +0000[diff] [blame]76CONFIG_DM_PCI_COMPAT=y
77CONFIG_PCIE_FSL=y
Tom Rini6f6b7cf2018-03-06 19:02:27 -0500[diff] [blame]78CONFIG_CONS_INDEX=2
Thomas Chou9e390032015-11-19 21:48:14 +0800[diff] [blame]79CONFIG_SYS_NS16550=y