blob: 02704c6487e96f84e14fcffadcd5b4de1fd458eb [file] [log] [blame]
Andreas Dannenberg694b0522018-08-27 15:57:46 +05301Texas Instruments TI SCI System Reset Controller
2================================================
3
4Some TI SoCs contain a system controller (like the SYSFW, etc...) that is
5responsible for controlling the state of the IPs that are present.
6Communication between the host processor running an OS and the system
7controller happens through a protocol known as TI SCI [1].
8
9[1] http://processors.wiki.ti.com/index.php/TISCI
10
11System Reset Controller Node
12============================
13The sysreset controller node represents the reset for the overall SoC
14which is managed by the SYSFW. Because this relies on the TI SCI protocol
15to communicate with the SYSFW it must be a child of the sysfw node.
16
17Required Properties:
18--------------------
19 - compatible: Must be "ti,sci-sysreset"
20
21Example (AM65x):
22----------------
23 sysfw: sysfw {
24 compatible = "ti,am654-system-controller";
25 ...
26 k3_sysreset: sysreset-controller {
27 compatible = "ti,sci-sysreset";
28 };
29 };