blob: 0f5f2dea89808565c3698398c4a2ed42eb562213 [file] [log] [blame]
Andrew Davisd30b2bf2023-04-11 13:24:54 -05001// SPDX-License-Identifier: GPL-2.0-only
Enric Balletbo i Serra9a878e82018-12-28 11:55:48 +01002/*
3 * am335x-base0033.dts - Device Tree file for IGEP AQUILA EXPANSION
4 *
5 * Copyright (C) 2013 ISEE 2007 SL - http://www.isee.biz
Enric Balletbo i Serra9a878e82018-12-28 11:55:48 +01006 */
7
8#include "am335x-igep0033.dtsi"
9
10/ {
11 model = "IGEP COM AM335x on AQUILA Expansion";
12 compatible = "isee,am335x-base0033", "isee,am335x-igep0033", "ti,am33xx";
13
14 hdmi {
15 compatible = "ti,tilcdc,slave";
16 i2c = <&i2c0>;
17 pinctrl-names = "default", "off";
18 pinctrl-0 = <&nxp_hdmi_pins>;
19 pinctrl-1 = <&nxp_hdmi_off_pins>;
20 status = "okay";
21 };
22
23 leds_base {
24 pinctrl-names = "default";
25 pinctrl-0 = <&leds_base_pins>;
26
27 compatible = "gpio-leds";
28
29 led0 {
30 label = "base:red:user";
31 gpios = <&gpio1 21 GPIO_ACTIVE_HIGH>; /* gpio1_21 */
32 default-state = "off";
33 };
34
35 led1 {
36 label = "base:green:user";
37 gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>; /* gpio2_0 */
38 default-state = "off";
39 };
40 };
41};
42
43&am33xx_pinmux {
44 nxp_hdmi_pins: pinmux_nxp_hdmi_pins {
45 pinctrl-single,pins = <
46 AM33XX_IOPAD(0x9b0, PIN_OUTPUT | MUX_MODE3) /* xdma_event_intr0.clkout1 */
47 AM33XX_IOPAD(0x8a0, PIN_OUTPUT | MUX_MODE0) /* lcd_data0 */
48 AM33XX_IOPAD(0x8a4, PIN_OUTPUT | MUX_MODE0) /* lcd_data1 */
49 AM33XX_IOPAD(0x8a8, PIN_OUTPUT | MUX_MODE0) /* lcd_data2 */
50 AM33XX_IOPAD(0x8ac, PIN_OUTPUT | MUX_MODE0) /* lcd_data3 */
51 AM33XX_IOPAD(0x8b0, PIN_OUTPUT | MUX_MODE0) /* lcd_data4 */
52 AM33XX_IOPAD(0x8b4, PIN_OUTPUT | MUX_MODE0) /* lcd_data5 */
53 AM33XX_IOPAD(0x8b8, PIN_OUTPUT | MUX_MODE0) /* lcd_data6 */
54 AM33XX_IOPAD(0x8bc, PIN_OUTPUT | MUX_MODE0) /* lcd_data7 */
55 AM33XX_IOPAD(0x8c0, PIN_OUTPUT | MUX_MODE0) /* lcd_data8 */
56 AM33XX_IOPAD(0x8c4, PIN_OUTPUT | MUX_MODE0) /* lcd_data9 */
57 AM33XX_IOPAD(0x8c8, PIN_OUTPUT | MUX_MODE0) /* lcd_data10 */
58 AM33XX_IOPAD(0x8cc, PIN_OUTPUT | MUX_MODE0) /* lcd_data11 */
59 AM33XX_IOPAD(0x8d0, PIN_OUTPUT | MUX_MODE0) /* lcd_data12 */
60 AM33XX_IOPAD(0x8d4, PIN_OUTPUT | MUX_MODE0) /* lcd_data13 */
61 AM33XX_IOPAD(0x8d8, PIN_OUTPUT | MUX_MODE0) /* lcd_data14 */
62 AM33XX_IOPAD(0x8dc, PIN_OUTPUT | MUX_MODE0) /* lcd_data15 */
63 AM33XX_IOPAD(0x8e0, PIN_OUTPUT | MUX_MODE0) /* lcd_vsync */
64 AM33XX_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE0) /* lcd_hsync */
65 AM33XX_IOPAD(0x8e8, PIN_OUTPUT | MUX_MODE0) /* lcd_pclk */
66 AM33XX_IOPAD(0x8ec, PIN_OUTPUT | MUX_MODE0) /* lcd_ac_bias_en */
67 >;
68 };
69 nxp_hdmi_off_pins: pinmux_nxp_hdmi_off_pins {
70 pinctrl-single,pins = <
71 AM33XX_IOPAD(0x9b0, PIN_OUTPUT | MUX_MODE3) /* xdma_event_intr0.clkout1 */
72 >;
73 };
74
75 leds_base_pins: pinmux_leds_base_pins {
76 pinctrl-single,pins = <
77 AM33XX_IOPAD(0x854, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a5.gpio1_21 */
78 AM33XX_IOPAD(0x888, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_csn3.gpio2_0 */
79 >;
80 };
81};
82
83&lcdc {
84 status = "okay";
85};
86
87&i2c0 {
88 eeprom: eeprom@50 {
89 compatible = "atmel,24c256";
90 reg = <0x50>;
91 };
92};