blob: 75eef20e589ba01715da52e31fea0fa500387bb6 [file] [log] [blame]
wdenke2211742002-11-02 23:30:20 +00001/*
2 * (C) Copyright 2001
3 * Frank Gottschling, ELTEC Elektronik AG, fgottschling@eltec.de
4 *
5 * (C) Copyright 2001
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
7 *
8 * Configuation settings for the miniHiPerCam.
9 *
10 * -----------------------------------------------------------------
Wolfgang Denk1a459662013-07-08 09:37:19 +020011 * SPDX-License-Identifier: GPL-2.0+
wdenke2211742002-11-02 23:30:20 +000012 */
13
14/*
15 * board/config.h - configuration options, board specific
16 */
17
18#ifndef __CONFIG_H
19#define __CONFIG_H
20
21/*
22 * High Level Configuration Options
23 * (easy to change)
24 */
25#define CONFIG_MPC823 1 /* This is a MPC823 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000026#define CONFIG_MHPC 1 /* on a miniHiPerCam */
27#define CONFIG_BOARD_EARLY_INIT_F 1 /* do special hardware init. */
28#define CONFIG_MISC_INIT_R 1
wdenke2211742002-11-02 23:30:20 +000029
Wolfgang Denk2ae18242010-10-06 09:05:45 +020030#define CONFIG_SYS_TEXT_BASE 0xfe000000
31
wdenke2211742002-11-02 23:30:20 +000032#define CONFIG_8xx_GCLK_FREQ MPC8XX_SPEED
33#undef CONFIG_8xx_CONS_SMC1
wdenkc837dcb2004-01-20 23:12:12 +000034#define CONFIG_8xx_CONS_SMC2 1 /* Console is on SMC2 */
wdenke2211742002-11-02 23:30:20 +000035#undef CONFIG_8xx_CONS_NONE
36#define CONFIG_BAUDRATE 9600
37#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
38
wdenkc837dcb2004-01-20 23:12:12 +000039#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
wdenke2211742002-11-02 23:30:20 +000040
wdenkc837dcb2004-01-20 23:12:12 +000041#define CONFIG_ENV_OVERWRITE 1
42#define CONFIG_ETHADDR 00:00:5b:ee:de:ad
wdenke2211742002-11-02 23:30:20 +000043
wdenkc837dcb2004-01-20 23:12:12 +000044#undef CONFIG_BOOTARGS
wdenke2211742002-11-02 23:30:20 +000045#define CONFIG_BOOTCOMMAND \
46 "bootp;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010047 "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
48 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \
wdenke2211742002-11-02 23:30:20 +000049 "bootm"
50
51#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020052#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
wdenke2211742002-11-02 23:30:20 +000053
54#undef CONFIG_WATCHDOG /* watchdog disabled */
wdenkc837dcb2004-01-20 23:12:12 +000055#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
wdenke2211742002-11-02 23:30:20 +000056
wdenkc837dcb2004-01-20 23:12:12 +000057#undef CONFIG_UCODE_PATCH
wdenke2211742002-11-02 23:30:20 +000058
59/* enable I2C and select the hardware/software driver */
Heiko Schocherea818db2013-01-29 08:53:15 +010060#define CONFIG_SYS_I2C
61#define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
62#define CONFIG_SYS_I2C_SOFT_SPEED 50000
63#define CONFIG_SYS_I2C_SOFT_SLAVE 0xFE
wdenke2211742002-11-02 23:30:20 +000064/*
65 * Software (bit-bang) I2C driver configuration
66 */
67#define PB_SCL 0x00000020 /* PB 26 */
68#define PB_SDA 0x00000010 /* PB 27 */
69
70#define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
71#define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
72#define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
73#define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
74#define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
wdenkc837dcb2004-01-20 23:12:12 +000075 else immr->im_cpm.cp_pbdat &= ~PB_SDA
wdenke2211742002-11-02 23:30:20 +000076#define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
wdenkc837dcb2004-01-20 23:12:12 +000077 else immr->im_cpm.cp_pbdat &= ~PB_SCL
wdenke2211742002-11-02 23:30:20 +000078#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
79
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM X24C04 */
81#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* bytes of address */
wdenkc837dcb2004-01-20 23:12:12 +000082/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020083#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
84#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
85#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
wdenke2211742002-11-02 23:30:20 +000086
wdenkc837dcb2004-01-20 23:12:12 +000087#define LCD_VIDEO_ADDR (SDRAM_MAX_SIZE-SDRAM_RES_SIZE)
88#define LCD_VIDEO_SIZE SDRAM_RES_SIZE /* 2MB */
89#define LCD_VIDEO_COLS 640
90#define LCD_VIDEO_ROWS 480
91#define LCD_VIDEO_FG 255
92#define LCD_VIDEO_BG 0
wdenke2211742002-11-02 23:30:20 +000093
wdenkc837dcb2004-01-20 23:12:12 +000094#undef CONFIG_VIDEO /* test only ! s.a devices.c and 8xx */
95#define CONFIG_CFB_CONSOLE /* framebuffer console with std input */
wdenke2211742002-11-02 23:30:20 +000096#define CONFIG_VIDEO_LOGO
97
wdenkc837dcb2004-01-20 23:12:12 +000098#define VIDEO_KBD_INIT_FCT 0 /* no KBD dev on MHPC - use serial */
99#define VIDEO_TSTC_FCT serial_tstc
100#define VIDEO_GETC_FCT serial_getc
wdenke2211742002-11-02 23:30:20 +0000101
wdenkc837dcb2004-01-20 23:12:12 +0000102#define CONFIG_BR0_WORKAROUND 1
wdenke2211742002-11-02 23:30:20 +0000103
Jon Loeliger8353e132007-07-08 14:14:17 -0500104
105/*
106 * Command line configuration.
107 */
108#include <config_cmd_default.h>
109
110#define CONFIG_CMD_DATE
111#define CONFIG_CMD_EEPROM
112#define CONFIG_CMD_ELF
113#define CONFIG_CMD_I2C
114#define CONFIG_CMD_JFFS2
115#define CONFIG_CMD_REGINFO
116
wdenke2211742002-11-02 23:30:20 +0000117
Jon Loeliger7be044e2007-07-09 21:24:19 -0500118/*
119 * BOOTP options
120 */
121#define CONFIG_BOOTP_SUBNETMASK
122#define CONFIG_BOOTP_GATEWAY
123#define CONFIG_BOOTP_HOSTNAME
124#define CONFIG_BOOTP_BOOTPATH
125#define CONFIG_BOOTP_BOOTFILESIZE
126
wdenke2211742002-11-02 23:30:20 +0000127
wdenke2211742002-11-02 23:30:20 +0000128/*
129 * Miscellaneous configurable options
130 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_SYS_LONGHELP /* undef to save memory */
132#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger8353e132007-07-08 14:14:17 -0500133#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200134#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenke2211742002-11-02 23:30:20 +0000135#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenke2211742002-11-02 23:30:20 +0000137#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
139#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
140#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenke2211742002-11-02 23:30:20 +0000141
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
143#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenke2211742002-11-02 23:30:20 +0000144
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_LOAD_ADDR 0x300000 /* default load address */
wdenke2211742002-11-02 23:30:20 +0000146
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenke2211742002-11-02 23:30:20 +0000148
wdenke2211742002-11-02 23:30:20 +0000149/*
150 * Low Level Configuration Settings
151 * (address mappings, register initial values, etc.)
152 * You should know what you are doing if you make changes here.
153 */
154
155/*-----------------------------------------------------------------------
156 * Physical memory map
157 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_IMMR 0xFFF00000 /* Internal Memory Mapped Register*/
wdenke2211742002-11-02 23:30:20 +0000159
160/*-----------------------------------------------------------------------
161 * Definitions for initial stack pointer and data area (in DPRAM)
162 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200164#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200165#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenke2211742002-11-02 23:30:20 +0000167
168/*-----------------------------------------------------------------------
169 * Start addresses for the final memory configuration
170 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenke2211742002-11-02 23:30:20 +0000172 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_SDRAM_BASE 0x00000000
174#define CONFIG_SYS_FLASH_BASE 0xfe000000
wdenke2211742002-11-02 23:30:20 +0000175
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_MONITOR_LEN 0x40000 /* Reserve 256 kB for Monitor */
177#undef CONFIG_SYS_MONITOR_BASE /* to run U-Boot from RAM */
178#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
179#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenke2211742002-11-02 23:30:20 +0000180
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200181/*
182 * JFFS2 partitions
183 *
184 */
185/* No command line, one static partition, whole device */
Stefan Roese68d7d652009-03-19 13:30:36 +0100186#undef CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200187#define CONFIG_JFFS2_DEV "nor0"
188#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
189#define CONFIG_JFFS2_PART_OFFSET 0x00000000
190
191/* mtdparts command line support */
192/* Note: fake mtd_id used, no linux mtd map file */
193/*
Stefan Roese68d7d652009-03-19 13:30:36 +0100194#define CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200195#define MTDIDS_DEFAULT "nor0=mhpc-0"
196#define MTDPARTS_DEFAULT "mtdparts=mhpc-0:-(jffs2)"
197*/
wdenke2211742002-11-02 23:30:20 +0000198
199/*
200 * For booting Linux, the board info and command line data
201 * have to be in the first 8 MB of memory, since this is
202 * the maximum mapped by the Linux kernel during initialization.
203 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map- for Linux */
wdenke2211742002-11-02 23:30:20 +0000205
206/*-----------------------------------------------------------------------
207 * FLASH organization
208 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
210#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max number of sectors on one chip */
wdenke2211742002-11-02 23:30:20 +0000211
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
213#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200214#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200215#define CONFIG_ENV_OFFSET CONFIG_SYS_MONITOR_LEN /* Offset of Environment */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200216#define CONFIG_ENV_SIZE 0x20000 /* Total Size of Environment */
wdenke2211742002-11-02 23:30:20 +0000217
218/*-----------------------------------------------------------------------
219 * Cache Configuration
220 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200221#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeliger8353e132007-07-08 14:14:17 -0500222#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200223#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
wdenke2211742002-11-02 23:30:20 +0000224#endif
225
226/*-----------------------------------------------------------------------
227 * SYPCR - System Protection Control 11-9
228 * SYPCR can only be written once after reset!
229 *-----------------------------------------------------------------------
230 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
231 */
232#if defined(CONFIG_WATCHDOG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenke2211742002-11-02 23:30:20 +0000234 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
235#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenk8bde7f72003-06-27 21:31:46 +0000237 SYPCR_SWP)
wdenke2211742002-11-02 23:30:20 +0000238#endif
239
240/*-----------------------------------------------------------------------
241 * SIUMCR - SIU Module Configuration 11-6
242 *-----------------------------------------------------------------------
243 * PCMCIA config., multi-function pin tri-state
244 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_SIUMCR (SIUMCR_SEME)
wdenke2211742002-11-02 23:30:20 +0000246
247/*-----------------------------------------------------------------------
248 * TBSCR - Time Base Status and Control 11-26
249 *-----------------------------------------------------------------------
250 * Clear Reference Interrupt Status, Timebase freezing enabled
251 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200252#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBE)
wdenke2211742002-11-02 23:30:20 +0000253
254/*-----------------------------------------------------------------------
255 * PISCR - Periodic Interrupt Status and Control 11-31
256 *-----------------------------------------------------------------------
257 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
258 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200259#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF | PISCR_PTE)
wdenke2211742002-11-02 23:30:20 +0000260
261/*-----------------------------------------------------------------------
262 * RTCSC - Real-Time Clock Status and Control Register 12-18
263 *-----------------------------------------------------------------------
264 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200265#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
wdenke2211742002-11-02 23:30:20 +0000266
267/*-----------------------------------------------------------------------
268 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
269 *-----------------------------------------------------------------------
270 * Reset PLL lock status sticky bit, timer expired status bit and timer
271 * interrupt status bit - leave PLL multiplication factor unchanged !
272 */
273#define MPC8XX_SPEED 50000000L
wdenkc837dcb2004-01-20 23:12:12 +0000274#define MPC8XX_XIN 5000000L /* ref clk */
wdenke2211742002-11-02 23:30:20 +0000275#define MPC8XX_FACT (MPC8XX_SPEED/MPC8XX_XIN)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200276#define CONFIG_SYS_PLPRCR (((MPC8XX_FACT-1) << PLPRCR_MF_SHIFT) | \
wdenk8bde7f72003-06-27 21:31:46 +0000277 PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
wdenke2211742002-11-02 23:30:20 +0000278
279/*-----------------------------------------------------------------------
280 * SCCR - System Clock and reset Control Register 15-27
281 *-----------------------------------------------------------------------
282 * Set clock output, timebase and RTC source and divider,
283 * power management and some other internal clocks
284 */
285
286#define SCCR_MASK (SCCR_RTDIV | SCCR_RTSEL) /* SCCR_EBDF11 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200287#define CONFIG_SYS_SCCR (SCCR_TBS | SCCR_DFLCD001)
wdenke2211742002-11-02 23:30:20 +0000288
289
290/*-----------------------------------------------------------------------
291 * MAMR settings for SDRAM - 16-14
292 * => 0xC080200F
293 *-----------------------------------------------------------------------
294 * periodic timer for refresh
295 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200296#define CONFIG_SYS_MAMR_PTA 0xC0
297#define CONFIG_SYS_MAMR ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | MAMR_G0CLA_A11 | MAMR_TLFA_MSK)
wdenke2211742002-11-02 23:30:20 +0000298
299/*
300 * BR0 and OR0 (FLASH) used to re-map FLASH
301 */
302
303/* allow for max 8 MB of Flash */
304#define FLASH_BASE 0xFE000000 /* FLASH bank #0*/
305#define FLASH_BASE0_PRELIM 0xFE000000 /* FLASH bank #0*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200306#define CONFIG_SYS_REMAP_OR_AM 0xFF800000 /* OR addr mask */
307#define CONFIG_SYS_PRELIM_OR_AM 0xFF800000 /* OR addr mask */
wdenke2211742002-11-02 23:30:20 +0000308
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_BI | OR_SCY_8_CLK) /* (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | OR_SCY_6_CLK)*/
wdenke2211742002-11-02 23:30:20 +0000310
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200311#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
312#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
313#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE & BR_BA_MSK) | BR_PS_16 | BR_MS_GPCM | BR_V )
wdenke2211742002-11-02 23:30:20 +0000314
315/*
316 * BR1 and OR1 (SDRAM)
317 */
318#define SDRAM_BASE1_PRELIM 0x00000000 /* SDRAM bank #0 */
wdenkc837dcb2004-01-20 23:12:12 +0000319#define SDRAM_MAX_SIZE 0x01000000 /* max 16 MB */
320#define SDRAM_RES_SIZE 0x00200000 /* 2 MB for framebuffer */
wdenke2211742002-11-02 23:30:20 +0000321
322/* SDRAM timing: drive GPL5 high on first cycle */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200323#define CONFIG_SYS_OR_TIMING_SDRAM (OR_G5LS)
wdenke2211742002-11-02 23:30:20 +0000324
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200325#define CONFIG_SYS_OR1_PRELIM ((~(SDRAM_MAX_SIZE)+1)| CONFIG_SYS_OR_TIMING_SDRAM )
326#define CONFIG_SYS_BR1_PRELIM ((SDRAM_BASE1_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenke2211742002-11-02 23:30:20 +0000327
328/*
329 * BR2/OR2 - DIMM
330 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200331#define CONFIG_SYS_OR2 (OR_ACS_DIV4)
332#define CONFIG_SYS_BR2 (BR_MS_UPMA)
wdenke2211742002-11-02 23:30:20 +0000333
334/*
335 * BR3/OR3 - DIMM
336 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200337#define CONFIG_SYS_OR3 (OR_ACS_DIV4)
338#define CONFIG_SYS_BR3 (BR_MS_UPMA)
wdenke2211742002-11-02 23:30:20 +0000339
340/*
341 * BR4/OR4
342 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#define CONFIG_SYS_OR4 0
344#define CONFIG_SYS_BR4 0
wdenke2211742002-11-02 23:30:20 +0000345
346/*
347 * BR5/OR5
348 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200349#define CONFIG_SYS_OR5 0
350#define CONFIG_SYS_BR5 0
wdenke2211742002-11-02 23:30:20 +0000351
352/*
353 * BR6/OR6
354 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200355#define CONFIG_SYS_OR6 0
356#define CONFIG_SYS_BR6 0
wdenke2211742002-11-02 23:30:20 +0000357
358/*
359 * BR7/OR7
360 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200361#define CONFIG_SYS_OR7 0
362#define CONFIG_SYS_BR7 0
wdenke2211742002-11-02 23:30:20 +0000363
364
365/*-----------------------------------------------------------------------
366 * Debug Entry Mode
367 *-----------------------------------------------------------------------
368 *
369 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200370#define CONFIG_SYS_DER 0
wdenke2211742002-11-02 23:30:20 +0000371
wdenke2211742002-11-02 23:30:20 +0000372#endif /* __CONFIG_H */