blob: 6fe0ff9ac468278a7a5d58ba0bbd1c0936041b6b [file] [log] [blame]
Marek Vasutd5914012011-01-19 04:40:37 +00001#
2# Copyright (C) 2010 Marek Vasut <marek.vasut@gmail.com>
3#
4# BASED ON: imx51evk
5#
6# (C) Copyright 2009
7# Stefano Babic DENX Software Engineering sbabic@denx.de.
8#
9# See file CREDITS for list of people who contributed to this
10# project.
11#
12# This program is free software; you can redistribute it and/or
13# modify it under the terms of the GNU General Public License as
14# published by the Free Software Foundation; either version 2 of
15# the License or (at your option) any later version.
16#
17# This program is distributed in the hope that it will be useful,
18# but WITHOUT ANY WARRANTY; without even the implied warranty of
19# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20# GNU General Public License for more details.
21#
22# You should have received a copy of the GNU General Public License
23# along with this program; if not write to the Free Software
24# Foundation Inc. 51 Franklin Street Fifth Floor Boston,
25# MA 02110-1301 USA
26#
27# Refer docs/README.imxmage for more details about how-to configure
28# and create imximage boot image
29#
30# The syntax is taken as close as possible with the kwbimage
31
32# Boot Device : one of
33# spi, sd (the board has no nand neither onenand)
34BOOT_FROM spi
35
36# Device Configuration Data (DCD)
37#
38# Each entry must have the format:
39# Addr-type Address Value
40#
41# where:
42# Addr-type register length (1,2 or 4 bytes)
43# Address absolute address of the register
44# value value to be stored in the register
45
46# Setting IOMUXC
47DATA 4 0x73fa88a0 0x000
48DATA 4 0x73fa850c 0x20c5
49DATA 4 0x73fa8510 0x20c5
50DATA 4 0x73fa883c 0x5
51DATA 4 0x73fa8848 0x5
52DATA 4 0x73fa84b8 0xe7
53DATA 4 0x73fa84bc 0x45
54DATA 4 0x73fa84c0 0x45
55DATA 4 0x73fa84c4 0x45
56DATA 4 0x73fa84c8 0x45
57DATA 4 0x73fa8820 0x0
58DATA 4 0x73fa84a4 0x5
59DATA 4 0x73fa84a8 0x5
60DATA 4 0x73fa84ac 0xe5
61DATA 4 0x73fa84b0 0xe5
62DATA 4 0x73fa84b4 0xe5
63DATA 4 0x73fa84cc 0xe5
64DATA 4 0x73fa84d0 0xe4
65
66DATA 4 0x73fa882c 0x4
67DATA 4 0x73fa88a4 0x4
68DATA 4 0x73fa88ac 0x4
69DATA 4 0x73fa88b8 0x4
70
71# Setting DDR for micron
72# 13 Rows, 10 Cols, 32 bit, SREF=4 Micron Model
73# CAS=3 BL=4
74# ESDCTL_ESDCTL0
75DATA 4 0x83fd9000 0x82a20000
76# ESDCTL_ESDCTL1
77DATA 4 0x83fd9008 0x82a20000
78# ESDCTL_ESDMISC
79DATA 4 0x83fd9010 0xcaaaf6d0
80# ESDCTL_ESDCFG0
81DATA 4 0x83fd9004 0x3f3574aa
82# ESDCTL_ESDCFG1
83DATA 4 0x83fd900c 0x3f3574aa
84
85# Init DRAM on CS0
86# ESDCTL_ESDSCR
87DATA 4 0x83fd9014 0x04008008
88DATA 4 0x83fd9014 0x0000801a
89DATA 4 0x83fd9014 0x0000801b
90DATA 4 0x83fd9014 0x00448019
91DATA 4 0x83fd9014 0x07328018
92DATA 4 0x83fd9014 0x04008008
93DATA 4 0x83fd9014 0x00008010
94DATA 4 0x83fd9014 0x00008010
95DATA 4 0x83fd9014 0x06328018
96DATA 4 0x83fd9014 0x03808019
97DATA 4 0x83fd9014 0x00408019
98DATA 4 0x83fd9014 0x00008000
99
100# Init DRAM on CS1
101DATA 4 0x83fd9014 0x0400800c
102DATA 4 0x83fd9014 0x0000801e
103DATA 4 0x83fd9014 0x0000801f
104DATA 4 0x83fd9014 0x0000801d
105DATA 4 0x83fd9014 0x0732801c
106DATA 4 0x83fd9014 0x0400800c
107DATA 4 0x83fd9014 0x00008014
108DATA 4 0x83fd9014 0x00008014
109DATA 4 0x83fd9014 0x0632801c
110DATA 4 0x83fd9014 0x0380801d
111DATA 4 0x83fd9014 0x0040801d
112DATA 4 0x83fd9014 0x00008004
113
114# Write to CTL0
115DATA 4 0x83fd9000 0xb2a20000
116# Write to CTL1
117DATA 4 0x83fd9008 0xb2a20000
118# ESDMISC
119DATA 4 0x83fd9010 0x000ad6d0
120#ESDCTL_ESDCDLYGD
121DATA 4 0x83fd9034 0x90000000
122DATA 4 0x83fd9014 0x00000000