blob: 56d10c82ecda51e191c011b32513050093447264 [file] [log] [blame]
Kever Yang7e7f7922019-07-01 11:49:11 +08001// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright (C) 2019 Rockchip Electronics Co., Ltd
4 */
5
6#include "rk3288-u-boot.dtsi"
7
Michael Trimarchib40abe32019-11-15 22:07:23 +01008&dmc {
9 u-boot,dm-pre-reloc;
10 rockchip,pctl-timing = <0x215 0xc8 0x0 0x35 0x26 0x2 0x70 0x2000d
11 0x6 0x0 0x8 0x4 0x17 0x24 0xd 0x6
12 0x4 0x8 0x4 0x76 0x4 0x0 0x30 0x0
13 0x1 0x2 0x2 0x4 0x0 0x0 0xc0 0x4
14 0x8 0x1f4>;
15 rockchip,phy-timing = <0x48d7dd93 0x187008d8 0x121076
16 0x0 0xc3 0x6 0x2>;
17 rockchip,sdram-params = <0x20d266a4 0x5b6 2 533000000 6 9 0>;
18};
19
Stefan Agnercfac7522020-09-04 16:11:08 +020020&i2c2 {
21 m24c08@50 {
22 compatible = "at,24c08", "i2c-eeprom";
23 reg = <0x50>;
24 };
25};
26
Kever Yang7e7f7922019-07-01 11:49:11 +080027&pinctrl {
28 u-boot,dm-pre-reloc;
29};
30
31&uart2 {
32 u-boot,dm-pre-reloc;
33};
34
Michael Trimarchif810ea62019-09-17 11:40:42 +053035&uart2_xfer {
36 u-boot,dm-pre-reloc;
37};
38
Kever Yang7e7f7922019-07-01 11:49:11 +080039&sdmmc {
Michael Trimarchif810ea62019-09-17 11:40:42 +053040 u-boot,dm-spl;
Kever Yang7e7f7922019-07-01 11:49:11 +080041};
42
Michael Trimarchif810ea62019-09-17 11:40:42 +053043&gpio7 {
44 u-boot,dm-spl;
Kever Yang7e7f7922019-07-01 11:49:11 +080045};
46
Michael Trimarchif810ea62019-09-17 11:40:42 +053047&vcc_sd {
48 u-boot,dm-spl;
Kever Yang7e7f7922019-07-01 11:49:11 +080049};
Kever Yange3f9a932019-07-01 11:49:12 +080050
51&pcfg_pull_none_drv_8ma {
52 u-boot,dm-spl;
53};
54
55&pcfg_pull_up_drv_8ma {
56 u-boot,dm-spl;
57};
58
Michael Trimarchif810ea62019-09-17 11:40:42 +053059&pcfg_pull_none {
60 u-boot,dm-spl;
61};
62
63&pcfg_pull_up {
64 u-boot,dm-spl;
65};
66
Kever Yange3f9a932019-07-01 11:49:12 +080067&sdmmc_bus4 {
68 u-boot,dm-spl;
69};
70
Michael Trimarchif810ea62019-09-17 11:40:42 +053071&sdmmc_cd {
72 u-boot,dm-spl;
73};
74
Kever Yange3f9a932019-07-01 11:49:12 +080075&sdmmc_clk {
76 u-boot,dm-spl;
77};
78
79&sdmmc_cmd {
80 u-boot,dm-spl;
81};
82
83&sdmmc_pwr {
84 u-boot,dm-spl;
85};