blob: c6bee5f140360e8aef8b70e7864cfb0f67794dac [file] [log] [blame]
Weijie Gaodd4fdc02020-11-12 16:35:52 +08001/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Copyright (C) 2020 MediaTek Inc. All Rights Reserved.
4 *
5 * Author: Weijie Gao <weijie.gao@mediatek.com>
6 */
7
8#ifndef __CONFIG_MT7620_H
9#define __CONFIG_MT7620_H
10
Weijie Gaodd4fdc02020-11-12 16:35:52 +080011#define CONFIG_SYS_MIPS_TIMER_FREQ 290000000
12
Weijie Gaodd4fdc02020-11-12 16:35:52 +080013#define CONFIG_SYS_SDRAM_BASE 0x80000000
Weijie Gaodd4fdc02020-11-12 16:35:52 +080014
15#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
16
Weijie Gaodd4fdc02020-11-12 16:35:52 +080017/* SPL */
Weijie Gaodd4fdc02020-11-12 16:35:52 +080018
Simon Glass98463902022-10-20 18:22:39 -060019#define CONFIG_SYS_UBOOT_START CONFIG_TEXT_BASE
Weijie Gaodd4fdc02020-11-12 16:35:52 +080020
21/* Dummy value */
22#define CONFIG_SYS_UBOOT_BASE 0
23
24#endif /* __CONFIG_MT7620_H */