blob: 709fa5081a42adb540e27e2993a0bd8afd6d1e11 [file] [log] [blame]
Masahiro Yamadad7505752017-08-29 01:06:15 +09001/*
2 * Copyright (C) 2016-2017 Socionext Inc.
3 * Author: Masahiro Yamada <yamada.masahiro@socionext.com>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#include "clk-uniphier.h"
9
10const struct uniphier_clk_gate_data uniphier_pxs2_sys_clk_gate[] = {
11 UNIPHIER_CLK_GATE(8, 0x2104, 10), /* stdmac */
12 UNIPHIER_CLK_GATE(12, 0x2104, 6), /* gio (Pro4, Pro5) */
13 UNIPHIER_CLK_GATE(14, 0x2104, 16), /* usb30 (Pro4, Pro5, PXs2) */
14 UNIPHIER_CLK_GATE(15, 0x2104, 17), /* usb31 (Pro4, Pro5, PXs2) */
15 UNIPHIER_CLK_GATE(16, 0x2104, 19), /* usb30-phy (PXs2) */
16 UNIPHIER_CLK_GATE(20, 0x2104, 20), /* usb31-phy (PXs2) */
17 UNIPHIER_CLK_END
18};
19
20const struct uniphier_clk_data uniphier_pxs2_sys_clk_data = {
21 .gate = uniphier_pxs2_sys_clk_gate,
22};
23
24const struct uniphier_clk_gate_data uniphier_ld20_sys_clk_gate[] = {
25 UNIPHIER_CLK_GATE(8, 0x210c, 8), /* stdmac */
26 UNIPHIER_CLK_GATE(14, 0x210c, 14), /* usb30 (LD20) */
27 UNIPHIER_CLK_GATE(16, 0x210c, 12), /* usb30-phy0 (LD20) */
28 UNIPHIER_CLK_GATE(17, 0x210c, 13), /* usb30-phy1 (LD20) */
29 UNIPHIER_CLK_END
30};
31
32const struct uniphier_clk_data uniphier_ld20_sys_clk_data = {
33 .gate = uniphier_ld20_sys_clk_gate,
34};