Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / d94a3d17079dbf6278628686d69dc30c8e67b5b7 / . / configs / chromebook_minnie_defconfig
blob: 46e1c183a2b4bbdfca2bfdc706fc0eb91ad082a2 [file] [log] [blame]
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]1CONFIG_ARM=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]2# CONFIG_SPL_USE_ARCH_MEMCPY is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]3CONFIG_ARCH_ROCKCHIP=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x00100000
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]5CONFIG_ROCKCHIP_RK3288=y
Tom Rini8728c972017-03-13 13:48:42 -0400[diff] [blame]6# CONFIG_SPL_MMC_SUPPORT is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]7CONFIG_TARGET_CHROMEBOOK_MINNIE=y
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]8CONFIG_SPL_STACK_R_ADDR=0x80000
Tom Rini59e5d1e2019-11-11 20:04:24 -0500[diff] [blame]9CONFIG_NR_DRAM_BANKS=1
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xff690000
11CONFIG_DEBUG_UART_CLOCK=24000000
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]12CONFIG_SPL_SPI_FLASH_SUPPORT=y
13CONFIG_SPL_SPI_SUPPORT=y
Tom Rinifb82fe32017-06-19 09:47:40 -0400[diff] [blame]14CONFIG_DEBUG_UART=y
Tom Rini665c35a2019-09-23 11:47:37 -0400[diff] [blame]15CONFIG_SPL_TEXT_BASE=0xff704000
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]16CONFIG_USE_PREBOOT=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]17CONFIG_SILENT_CONSOLE=y
Klaus Gogera2a50532018-05-25 23:45:05 +0200[diff] [blame]18CONFIG_DEFAULT_FDT_FILE="rk3288-veyron-minnie.dtb"
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]19# CONFIG_DISPLAY_CPUINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]20CONFIG_DISPLAY_BOARDINFO_LATE=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]21# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]22CONFIG_SPL_STACK_R=y
23CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]24# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
25# CONFIG_SPL_CRC32_SUPPORT is not set
26CONFIG_SPL_PAYLOAD="u-boot.img"
Marek Vasut55500432018-04-07 16:05:27 +0200[diff] [blame]27CONFIG_SPL_SPI_LOAD=y
Hannes Schmelzer1ee774d2019-08-22 15:41:46 +0200[diff] [blame]28CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]29CONFIG_CMD_GPIO=y
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]30CONFIG_CMD_GPT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]31CONFIG_CMD_I2C=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]32CONFIG_CMD_MMC=y
Simon Glass719d36e2017-08-04 16:34:46 -0600[diff] [blame]33CONFIG_CMD_SF_TEST=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]34CONFIG_CMD_SPI=y
Eddie Caic3d098e2017-12-15 08:17:13 +0800[diff] [blame]35CONFIG_CMD_USB=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]36# CONFIG_CMD_SETEXPR is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]37CONFIG_CMD_CACHE=y
38CONFIG_CMD_TIME=y
Simon Glassec107f02019-04-26 19:03:39 -0600[diff] [blame]39CONFIG_CMD_SOUND=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]40CONFIG_CMD_PMIC=y
41CONFIG_CMD_REGULATOR=y
Patrick Delaunayb0cf7332017-01-27 11:00:37 +0100[diff] [blame]42# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunaybd42a942017-01-27 11:00:41 +0100[diff] [blame]43# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]44CONFIG_SPL_PARTITION_UUIDS=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]45CONFIG_SPL_OF_CONTROL=y
Tom Rini8c5cad02018-09-03 15:26:12 -0400[diff] [blame]46CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-minnie"
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]47CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]48CONFIG_SPL_OF_PLATDATA=y
Tom Rini8d8ee472019-11-12 22:46:36 -0500[diff] [blame]49CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]50CONFIG_REGMAP=y
51CONFIG_SPL_REGMAP=y
52CONFIG_SYSCON=y
53CONFIG_SPL_SYSCON=y
54# CONFIG_SPL_SIMPLE_BUS is not set
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]55# CONFIG_SPL_BLK is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]56CONFIG_CLK=y
57CONFIG_SPL_CLK=y
58CONFIG_ROCKCHIP_GPIO=y
59CONFIG_I2C_CROS_EC_TUNNEL=y
60CONFIG_SYS_I2C_ROCKCHIP=y
61CONFIG_I2C_MUX=y
62CONFIG_DM_KEYBOARD=y
63CONFIG_CROS_EC_KEYB=y
64CONFIG_CROS_EC=y
65CONFIG_CROS_EC_SPI=y
66CONFIG_PWRSEQ=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]67# CONFIG_SPL_DM_MMC is not set
Masahiro Yamada55ed3b42017-01-10 13:32:04 +0900[diff] [blame]68CONFIG_MMC_DW=y
Masahiro Yamadafed44082017-01-10 13:32:03 +0900[diff] [blame]69CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal888f1842019-10-03 19:50:05 +0200[diff] [blame]70CONFIG_MTD=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]71CONFIG_SF_DEFAULT_BUS=2
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]72CONFIG_SF_DEFAULT_SPEED=20000000
Urja Rannikko64df5122019-05-13 13:51:03 +0000[diff] [blame]73CONFIG_SPI_FLASH_GIGADEVICE=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]74CONFIG_PINCTRL=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]75CONFIG_PINCONF=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]76CONFIG_SPL_PINCTRL=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]77# CONFIG_SPL_PINMUX is not set
78CONFIG_SPL_PINCONF=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]79CONFIG_DM_PMIC=y
80# CONFIG_SPL_PMIC_CHILDREN is not set
Jacob Chen453c5a92017-05-02 14:54:52 +0800[diff] [blame]81CONFIG_PMIC_RK8XX=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]82CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen453c5a92017-05-02 14:54:52 +0800[diff] [blame]83CONFIG_REGULATOR_RK8XX=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]84CONFIG_PWM_ROCKCHIP=y
85CONFIG_RAM=y
86CONFIG_SPL_RAM=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]87CONFIG_DEBUG_UART_SHIFT=2
Simon Glassec107f02019-04-26 19:03:39 -0600[diff] [blame]88CONFIG_SOUND=y
89CONFIG_I2S=y
90CONFIG_I2S_ROCKCHIP=y
91CONFIG_SOUND_MAX98090=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]92CONFIG_ROCKCHIP_SPI=y
93CONFIG_SYSRESET=y
Tom Riniecad7052017-08-25 17:50:26 -0400[diff] [blame]94CONFIG_USB=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]95# CONFIG_SPL_DM_USB is not set
96CONFIG_USB_DWC2=y
Adam Ford65748642018-01-02 10:39:52 -0600[diff] [blame]97CONFIG_ROCKCHIP_USB2_PHY=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]98CONFIG_DM_VIDEO=y
Anatolij Gustschin8a6ffed2020-02-04 22:43:06 +0100[diff] [blame]99# CONFIG_VIDEO_BPP8 is not set
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]100CONFIG_DISPLAY=y
101CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.comb98f0a32017-04-17 22:24:23 +0800[diff] [blame]102CONFIG_DISPLAY_ROCKCHIP_EDP=y
Tom Rinifb82fe32017-06-19 09:47:40 -0400[diff] [blame]103CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]104CONFIG_CONSOLE_SCROLL_LINES=10
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame]105CONFIG_SPL_TINY_MEMSET=y
Simon Glassc420ef62016-11-13 14:24:54 -0700[diff] [blame]106CONFIG_CMD_DHRYSTONE=y
107CONFIG_ERRNO_STR=y