blob: dd1caf18bc8df5e06248de804f9fd4757d0f63ab [file] [log] [blame]
Yusuke Godac133c1f2008-03-11 12:55:12 +09001/*
2 * Configuation settings for the Renesas R7780MP board
3 *
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +09004 * Copyright (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Yusuke Godac133c1f2008-03-11 12:55:12 +09005 * Copyright (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Yusuke Godac133c1f2008-03-11 12:55:12 +09008 */
9
10#ifndef __R7780RP_H
11#define __R7780RP_H
12
13#undef DEBUG
14#define CONFIG_SH 1
15#define CONFIG_SH4A 1
16#define CONFIG_CPU_SH7780 1
17#define CONFIG_R7780MP 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020018#define CONFIG_SYS_R7780MP_OLD_FLASH 1
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +090019#define __LITTLE_ENDIAN__ 1
Yusuke Godac133c1f2008-03-11 12:55:12 +090020
21/*
22 * Command line configuration.
23 */
24#define CONFIG_CMD_SDRAM
25#define CONFIG_CMD_FLASH
26#define CONFIG_CMD_MEMORY
27#define CONFIG_CMD_PCI
28#define CONFIG_CMD_NET
29#define CONFIG_CMD_PING
Mike Frysingerbdab39d2009-01-28 19:08:14 -050030#define CONFIG_CMD_SAVEENV
Yusuke Godac133c1f2008-03-11 12:55:12 +090031#define CONFIG_CMD_NFS
32#define CONFIG_CMD_IDE
33#define CONFIG_CMD_EXT2
34#define CONFIG_DOS_PARTITION
35
Jean-Christophe PLAGNIOL-VILLARD6c58a032008-08-13 01:40:38 +020036#define CONFIG_SCIF_CONSOLE 1
Yusuke Godac133c1f2008-03-11 12:55:12 +090037#define CONFIG_BAUDRATE 115200
38#define CONFIG_CONS_SCIF0 1
39
40#define CONFIG_BOOTDELAY 3
41#define CONFIG_BOOTARGS "console=ttySC0,115200"
42#define CONFIG_ENV_OVERWRITE 1
43
44/* check for keypress on bootdelay==0 */
45/*#define CONFIG_ZERO_BOOTDELAY_CHECK*/
46
Nobuhiro Iwamatsu913c8912011-01-17 20:50:26 +090047#define CONFIG_SYS_TEXT_BASE 0x0FFC0000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048#define CONFIG_SYS_SDRAM_BASE (0x08000000)
49#define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024)
Yusuke Godac133c1f2008-03-11 12:55:12 +090050
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020051#define CONFIG_SYS_LONGHELP
52#define CONFIG_SYS_PROMPT "=> "
53#define CONFIG_SYS_CBSIZE 256
54#define CONFIG_SYS_PBSIZE 256
55#define CONFIG_SYS_MAXARGS 16
56#define CONFIG_SYS_BARGSIZE 512
Yusuke Godac133c1f2008-03-11 12:55:12 +090057
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
Wolfgang Denk14d0a022010-10-07 21:51:12 +020059#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000)
Yusuke Godac133c1f2008-03-11 12:55:12 +090060
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +090061/* Flash board support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020062#define CONFIG_SYS_FLASH_BASE (0xA0000000)
63#ifdef CONFIG_SYS_R7780MP_OLD_FLASH
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +090064/* NOR Flash (S29PL127J60TFI130) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020065# define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT
66# define CONFIG_SYS_MAX_FLASH_BANKS (2)
67# define CONFIG_SYS_MAX_FLASH_SECT 270
68# define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE,\
69 CONFIG_SYS_FLASH_BASE + 0x100000,\
70 CONFIG_SYS_FLASH_BASE + 0x400000,\
71 CONFIG_SYS_FLASH_BASE + 0x700000, }
72#else /* CONFIG_SYS_R7780MP_OLD_FLASH */
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +090073/* NOR Flash (Spantion S29GL256P) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020074# define CONFIG_SYS_MAX_FLASH_BANKS (1)
75# define CONFIG_SYS_MAX_FLASH_SECT 256
76# define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
77#endif /* CONFIG_SYS_R7780MP_OLD_FLASH */
Yusuke Godac133c1f2008-03-11 12:55:12 +090078
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020079#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
Yusuke Godac133c1f2008-03-11 12:55:12 +090080/* Address of u-boot image in Flash */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
82#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
Yusuke Godac133c1f2008-03-11 12:55:12 +090083/* Size of DRAM reserved for malloc() use */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020084#define CONFIG_SYS_MALLOC_LEN (1204 * 1024)
Yusuke Godac133c1f2008-03-11 12:55:12 +090085
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020086#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
87#define CONFIG_SYS_RX_ETH_BUFFER (8)
Yusuke Godac133c1f2008-03-11 12:55:12 +090088
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +020090#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020091#undef CONFIG_SYS_FLASH_CFI_BROKEN_TABLE
92#undef CONFIG_SYS_FLASH_QUIET_TEST
Yusuke Godac133c1f2008-03-11 12:55:12 +090093/* print 'E' for empty sector on flinfo */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020094#define CONFIG_SYS_FLASH_EMPTY_INFO
Yusuke Godac133c1f2008-03-11 12:55:12 +090095
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020096#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020097#define CONFIG_ENV_SECT_SIZE (256 * 1024)
98#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
100#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
101#define CONFIG_SYS_FLASH_WRITE_TOUT 500
Yusuke Godac133c1f2008-03-11 12:55:12 +0900102
103/* Board Clock */
104#define CONFIG_SYS_CLK_FREQ 33333333
Jean-Christophe PLAGNIOL-VILLARDbe45c632009-06-04 12:06:48 +0200105#define CONFIG_SYS_TMU_CLK_DIV 4
Jean-Christophe PLAGNIOL-VILLARD8dd29c82009-06-04 12:06:47 +0200106#define CONFIG_SYS_HZ 1000
Yusuke Godac133c1f2008-03-11 12:55:12 +0900107
108/* PCI Controller */
109#if defined(CONFIG_CMD_PCI)
110#define CONFIG_PCI
111#define CONFIG_SH4_PCI
Nobuhiro Iwamatsuab8f4d42008-03-24 02:11:26 +0900112#define CONFIG_SH7780_PCI
Yoshihiro Shimoda06b18162009-02-25 14:26:42 +0900113#define CONFIG_SH7780_PCI_LSR 0x07f00001
114#define CONFIG_SH7780_PCI_LAR CONFIG_SYS_SDRAM_SIZE
115#define CONFIG_SH7780_PCI_BAR CONFIG_SYS_SDRAM_SIZE
Yusuke Godac133c1f2008-03-11 12:55:12 +0900116#define CONFIG_PCI_PNP
117#define CONFIG_PCI_SCAN_SHOW 1
118#define __io
119#define __mem_pci
120
121#define CONFIG_PCI_MEM_BUS 0xFD000000 /* Memory space base addr */
122#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
123#define CONFIG_PCI_MEM_SIZE 0x01000000 /* Size of Memory window */
124
125#define CONFIG_PCI_IO_BUS 0xFE200000 /* IO space base address */
126#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
127#define CONFIG_PCI_IO_SIZE 0x00200000 /* Size of IO window */
Nobuhiro Iwamatsu04366d02009-07-08 11:42:19 +0900128#define CONFIG_PCI_SYS_PHYS CONFIG_SYS_SDRAM_BASE
129#define CONFIG_PCI_SYS_BUS CONFIG_SYS_SDRAM_BASE
130#define CONFIG_PCI_SYS_SIZE CONFIG_SYS_SDRAM_SIZE
Yusuke Godac133c1f2008-03-11 12:55:12 +0900131#endif /* CONFIG_CMD_PCI */
132
133#if defined(CONFIG_CMD_NET)
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +0900134/*
Nobuhiro Iwamatsuec39d472008-06-17 16:28:01 +0900135#define CONFIG_RTL8169
136*/
Marcel Ziswilerc7c1dbb2009-09-09 21:09:00 +0200137/* AX88796L Support(NE2000 base chip) */
Yusuke Godac133c1f2008-03-11 12:55:12 +0900138#define CONFIG_DRIVER_AX88796L
139#define CONFIG_DRIVER_NE2000_BASE 0xA4100000
140#endif
141
142/* Compact flash Support */
143#if defined(CONFIG_CMD_IDE)
144#define CONFIG_IDE_RESET 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_PIO_MODE 1
146#define CONFIG_SYS_IDE_MAXBUS 1 /* IDE bus */
147#define CONFIG_SYS_IDE_MAXDEVICE 1
148#define CONFIG_SYS_ATA_BASE_ADDR 0xb4000000
149#define CONFIG_SYS_ATA_STRIDE 2 /* 1bit shift */
150#define CONFIG_SYS_ATA_DATA_OFFSET 0x1000 /* data reg offset */
151#define CONFIG_SYS_ATA_REG_OFFSET 0x1000 /* reg offset */
152#define CONFIG_SYS_ATA_ALT_OFFSET 0x800 /* alternate register offset */
Albert Aribaudf2a37fc2010-08-08 05:17:05 +0530153#define CONFIG_IDE_SWAP_IO
Yusuke Godac133c1f2008-03-11 12:55:12 +0900154#endif /* CONFIG_CMD_IDE */
155
156#endif /* __R7780RP_H */