blob: 5188fdf8785b91efcc5489126753c8dff119ebda [file] [log] [blame]
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -04001/*
2 * Copyright (C) 2009 Texas Instruments Incorporated
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -04005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
10#define DAVINCI_DM355LEOPARD
11
12#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 3rd stage loader */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040013#define CONFIG_SYS_NO_FLASH /* that is, no *NOR* flash */
14#define CONFIG_SYS_CONSOLE_INFO_QUIET
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040015
16/* SoC Configuration */
17#define CONFIG_ARM926EJS /* arm926ejs CPU */
18#define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
19#define CONFIG_SYS_HZ_CLOCK 24000000 /* timer0 freq */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040020#define CONFIG_SOC_DM355 /* DM355 based board */
21
22/* Memory Info */
23#define CONFIG_NR_DRAM_BANKS 1
24#define PHYS_SDRAM_1 0x80000000
25#define PHYS_SDRAM_1_SIZE (128 << 20) /* 128 MiB */
26
27/* Serial Driver info: UART0 for console */
28#define CONFIG_SYS_NS16550
29#define CONFIG_SYS_NS16550_SERIAL
30#define CONFIG_SYS_NS16550_REG_SIZE -4
31#define CONFIG_SYS_NS16550_COM1 0x01c20000
32#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040033#define CONFIG_CONS_INDEX 1
34#define CONFIG_BAUDRATE 115200
35
36/* Ethernet: external DM9000 */
37#define CONFIG_DRIVER_DM9000 1
38#define CONFIG_DM9000_BASE 0x04000000
39#define DM9000_IO CONFIG_DM9000_BASE
40#define DM9000_DATA (CONFIG_DM9000_BASE + 16)
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040041
42/* I2C */
Vitaly Andrianove8459dc2014-04-04 13:16:52 -040043#define CONFIG_SYS_I2C
44#define CONFIG_SYS_I2C_DAVINCI
45#define CONFIG_SYS_DAVINCI_I2C_SPEED 400000
46#define CONFIG_SYS_DAVINCI_I2C_SLAVE 0x10
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040047
48/* NAND */
49#define CONFIG_NAND_DAVINCI
Nick Thompson97f4eb82009-12-12 12:12:26 -050050#define CONFIG_SYS_NAND_CS 2
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040051#define CONFIG_SYS_NAND_USE_FLASH_BBT
52#define CONFIG_SYS_NAND_HW_ECC
53
54#define CONFIG_SYS_NAND_BASE_LIST { 0x02000000, }
55#define CONFIG_SYS_MAX_NAND_DEVICE 1
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040056
57/* U-Boot command configuration */
58#include <config_cmd_default.h>
59
60#undef CONFIG_CMD_BDI
61#undef CONFIG_CMD_FLASH
62#undef CONFIG_CMD_FPGA
63#undef CONFIG_CMD_SETGETDCR
64
65#define CONFIG_CMD_ASKENV
66#define CONFIG_CMD_DHCP
67#define CONFIG_CMD_I2C
68#define CONFIG_CMD_PING
69#define CONFIG_CMD_SAVES
70
Hadli, Manjunath8f5d4682012-02-06 00:30:44 +000071#ifdef CONFIG_CMD_BDI
72#define CONFIG_CLOCKS
73#endif
74
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040075#ifdef CONFIG_NAND_DAVINCI
76#define CONFIG_CMD_MTDPARTS
77#define CONFIG_MTD_PARTITIONS
78#define CONFIG_MTD_DEVICE
79#define CONFIG_CMD_NAND
80#define CONFIG_CMD_UBI
81#define CONFIG_RBTREE
82#endif
83
84#define CONFIG_CRC32_VERIFY
85#define CONFIG_MX_CYCLIC
86
87/* U-Boot general configuration */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040088#define CONFIG_BOOTFILE "uImage" /* Boot file name */
89#define CONFIG_SYS_PROMPT "DM355 LEOPARD # "
90#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
91#define CONFIG_SYS_PBSIZE /* Print buffer size */ \
92 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
93#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
94#define CONFIG_SYS_HUSH_PARSER
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040095#define CONFIG_SYS_LONGHELP
96
97#ifdef CONFIG_NAND_DAVINCI
98#define CONFIG_ENV_SIZE (256 << 10) /* 256 KiB */
99#define CONFIG_ENV_IS_IN_NAND
100#define CONFIG_ENV_OFFSET 0x3C0000
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -0400101#undef CONFIG_ENV_IS_IN_FLASH
102#define CONFIG_ENV_OVERWRITE
103#endif
104
105#define CONFIG_BOOTDELAY 3
106#define CONFIG_BOOTCOMMAND "dhcp;bootm"
107#define CONFIG_BOOTARGS \
108 "console=ttyS0,115200n8 " \
109 "root=/dev/mmcblk0p1 rootwait rootfstype=ext3 ro"
110
111#define CONFIG_CMDLINE_EDITING
112#define CONFIG_VERSION_VARIABLE
113#define CONFIG_TIMESTAMP
114
115#define CONFIG_NET_RETRY_COUNT 10
116
117/* U-Boot memory configuration */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -0400118#define CONFIG_SYS_MALLOC_LEN (1 << 20) /* 1 MiB */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -0400119#define CONFIG_SYS_MEMTEST_START 0x87000000 /* physical address */
120#define CONFIG_SYS_MEMTEST_END 0x88000000 /* test 16MB RAM */
121
122/* Linux interfacing */
123#define CONFIG_CMDLINE_TAG
124#define CONFIG_SETUP_MEMORY_TAGS
125#define CONFIG_SYS_BARGSIZE 1024 /* bootarg Size */
126#define CONFIG_SYS_LOAD_ADDR 0x80700000 /* kernel address */
127
128#define MTDIDS_DEFAULT "nand0=davinci_nand.0"
129
130#ifdef CONFIG_SYS_NAND_LARGEPAGE
131#define PART_BOOT "2m(bootloader)ro,"
132#else
133/* Assume 16K erase blocks; allow a few bad ones. */
134#define PART_BOOT "512k(bootloader)ro,"
135#endif
136
137#define PART_KERNEL "4m(kernel)," /* kernel + initramfs */
138#define PART_REST "-(filesystem)"
139
140#define MTDPARTS_DEFAULT \
141 "mtdparts=davinci_nand.0:" PART_BOOT PART_KERNEL PART_REST
142
Sandeep Paulrajb485faa2010-11-27 18:50:11 -0500143#define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MB */
144
145#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
146#define CONFIG_SYS_INIT_SP_ADDR \
147 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
148
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -0400149#endif /* __CONFIG_H */