blob: 4a36749aa42c05ed5433629c5c37c1e8f837d0c7 [file] [log] [blame]
wdenkaffae2b2002-08-17 09:36:01 +00001/*
2 * Support for indirect PCI bridges.
3 *
4 * Copyright (C) 1998 Gabriel Paubert.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
wdenkaffae2b2002-08-17 09:36:01 +00007 */
8
9#include <common.h>
10
Michael Schwingen29161f42011-05-23 00:00:12 +020011#if !defined(__I386__)
wdenkaffae2b2002-08-17 09:36:01 +000012
13#include <asm/processor.h>
14#include <asm/io.h>
15#include <pci.h>
16
17#define cfg_read(val, addr, type, op) *val = op((type)(addr))
18#define cfg_write(val, addr, type, op) op((type *)(addr), (val))
19
Heiko Schocher2eb48ff2017-06-07 17:33:10 +020020#if defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
wdenk42d1f032003-10-15 23:53:47 +000021#define INDIRECT_PCI_OP(rw, size, type, op, mask) \
22static int \
23indirect_##rw##_config_##size(struct pci_controller *hose, \
24 pci_dev_t dev, int offset, type val) \
25{ \
Kumar Galadffb70f2006-01-12 15:30:24 -060026 u32 b, d,f; \
27 b = PCI_BUS(dev); d = PCI_DEV(dev); f = PCI_FUNC(dev); \
28 b = b - hose->first_busno; \
29 dev = PCI_BDF(b, d, f); \
Ed Swarthout571f49f2007-07-11 14:52:01 -050030 *(hose->cfg_addr) = dev | (offset & 0xfc) | ((offset & 0xf00) << 16) | 0x80000000; \
wdenk42d1f032003-10-15 23:53:47 +000031 sync(); \
32 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
33 return 0; \
34}
wdenk4d75a502003-03-25 16:50:56 +000035#else
wdenkaffae2b2002-08-17 09:36:01 +000036#define INDIRECT_PCI_OP(rw, size, type, op, mask) \
37static int \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020038indirect_##rw##_config_##size(struct pci_controller *hose, \
wdenkaffae2b2002-08-17 09:36:01 +000039 pci_dev_t dev, int offset, type val) \
40{ \
Kumar Galadffb70f2006-01-12 15:30:24 -060041 u32 b, d,f; \
42 b = PCI_BUS(dev); d = PCI_DEV(dev); f = PCI_FUNC(dev); \
43 b = b - hose->first_busno; \
44 dev = PCI_BDF(b, d, f); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020045 out_le32(hose->cfg_addr, dev | (offset & 0xfc) | 0x80000000); \
wdenkaffae2b2002-08-17 09:36:01 +000046 cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020047 return 0; \
wdenkaffae2b2002-08-17 09:36:01 +000048}
wdenk4d75a502003-03-25 16:50:56 +000049#endif
wdenkaffae2b2002-08-17 09:36:01 +000050
wdenkaffae2b2002-08-17 09:36:01 +000051INDIRECT_PCI_OP(read, byte, u8 *, in_8, 3)
52INDIRECT_PCI_OP(read, word, u16 *, in_le16, 2)
53INDIRECT_PCI_OP(read, dword, u32 *, in_le32, 0)
wdenkaffae2b2002-08-17 09:36:01 +000054INDIRECT_PCI_OP(write, byte, u8, out_8, 3)
55INDIRECT_PCI_OP(write, word, u16, out_le16, 2)
56INDIRECT_PCI_OP(write, dword, u32, out_le32, 0)
wdenkaffae2b2002-08-17 09:36:01 +000057
58void pci_setup_indirect(struct pci_controller* hose, u32 cfg_addr, u32 cfg_data)
59{
60 pci_set_ops(hose,
61 indirect_read_config_byte,
62 indirect_read_config_word,
63 indirect_read_config_dword,
64 indirect_write_config_byte,
65 indirect_write_config_word,
66 indirect_write_config_dword);
67
68 hose->cfg_addr = (unsigned int *) cfg_addr;
69 hose->cfg_data = (unsigned char *) cfg_data;
70}
71
Michael Schwingen29161f42011-05-23 00:00:12 +020072#endif /* !__I386__ */