blob: 47851c2814c0798dd0da8a0af40e57a87d345866 [file] [log] [blame]
wdenk608c9142003-01-13 23:54:46 +00001/*
2 * (C) Copyright 2000, 2001
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_MPC823 1 /* This is a MPC823 CPU */
37#define CONFIG_V37 1 /* ...on a Marel V37 board */
38
39#define CONFIG_LCD
40#define CONFIG_SHARP_LQ084V1DG21
41#undef CONFIG_LCD_LOGO
42
43/*-----------------------------------------------------------------------------
44 * I2C Configuration
45 *-----------------------------------------------------------------------------
46 */
47#define CONFIG_I2C 1
48#define CFG_I2C_SLAVE 0x2
49
50#define CONFIG_8xx_CONS_SMC1 1
51#undef CONFIG_8xx_CONS_SMC2 /* Console is on SMC2 */
52#undef CONFIG_8xx_CONS_NONE
53#define CONFIG_BAUDRATE 9600 /* console baudrate = 115kbps */
54#if 0
55#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
56#else
57#define CONFIG_BOOTDELAY 2 /* autoboot after 2 seconds */
58#endif
59
60#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
Wolfgang Denk32bf3d12008-03-03 12:16:44 +010061#define CONFIG_PREBOOT "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
wdenk608c9142003-01-13 23:54:46 +000062
63#undef CONFIG_BOOTARGS
64
65#define CONFIG_BOOTCOMMAND \
66 "tftpboot; " \
67 "setenv bootargs console=tty0 " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010068 "root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
69 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
wdenk608c9142003-01-13 23:54:46 +000070 "bootm"
71
72#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
73#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
74
75#undef CONFIG_WATCHDOG /* watchdog disabled */
76
77#define CONFIG_CAN_DRIVER 1 /* CAN Driver support enabled */
78
Jon Loeligerd3b8c1a2007-07-09 21:57:31 -050079/*
80 * BOOTP options
81 */
82#define CONFIG_BOOTP_SUBNETMASK
83#define CONFIG_BOOTP_GATEWAY
84#define CONFIG_BOOTP_HOSTNAME
85#define CONFIG_BOOTP_BOOTPATH
86#define CONFIG_BOOTP_BOOTFILESIZE
87
wdenk608c9142003-01-13 23:54:46 +000088
89#define CONFIG_MAC_PARTITION
90#define CONFIG_DOS_PARTITION
91
92#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
93
Jon Loeligerdca3b3d2007-07-04 22:33:46 -050094
95/*
96 * Command line configuration.
97 */
98#include <config_cmd_default.h>
99
100#define CONFIG_CMD_JFFS2
101#define CONFIG_CMD_DATE
102
wdenk608c9142003-01-13 23:54:46 +0000103
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200104/*
105 * JFFS2 partitions
106 *
107 */
108/* No command line, one static partition, whole device */
109#undef CONFIG_JFFS2_CMDLINE
110#define CONFIG_JFFS2_DEV "nor1"
111#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
112#define CONFIG_JFFS2_PART_OFFSET 0x00000000
wdenk608c9142003-01-13 23:54:46 +0000113
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200114/* mtdparts command line support */
115/* Note: fake mtd_id used, no linux mtd map file */
116/*
117#define CONFIG_JFFS2_CMDLINE
118#define MTDIDS_DEFAULT "nor1=v37-1"
119#define MTDPARTS_DEFAULT "mtdparts=v37-1:-(jffs2)"
120*/
wdenk608c9142003-01-13 23:54:46 +0000121
wdenk608c9142003-01-13 23:54:46 +0000122/*
123 * Miscellaneous configurable options
124 */
125#define CFG_LONGHELP /* undef to save memory */
126#define CFG_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500127#if defined(CONFIG_CMD_KGDB)
wdenk608c9142003-01-13 23:54:46 +0000128#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
129#else
130#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
131#endif
132#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
133#define CFG_MAXARGS 16 /* max number of command args */
134#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
135
136#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
137#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
138
139#define CFG_LOAD_ADDR 0x100000 /* default load address */
140
141#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
142
143#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
144
145/*
146 * Low Level Configuration Settings
147 * (address mappings, register initial values, etc.)
148 * You should know what you are doing if you make changes here.
149 */
150/*-----------------------------------------------------------------------
151 * Internal Memory Mapped Register
152 */
153#define CFG_IMMR 0xF0000000
154
155/*-----------------------------------------------------------------------
156 * Definitions for initial stack pointer and data area (in DPRAM)
157 */
158#define CFG_INIT_RAM_ADDR CFG_IMMR
159#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
160#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
161#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
162#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
163
164/*-----------------------------------------------------------------------
165 * Start addresses for the final memory configuration
166 * (Set up by the startup code)
167 * Please note that CFG_SDRAM_BASE _must_ start at 0
168 */
169#define CFG_SDRAM_BASE 0x00000000
170#define CFG_FLASH_BASE0 0x40000000
171#define CFG_FLASH_BASE1 0x60000000
172#define CFG_FLASH_BASE CFG_FLASH_BASE1
173
174#if defined(DEBUG)
175#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
176#else
177#define CFG_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */
178#endif
179#define CFG_MONITOR_BASE CFG_FLASH_BASE0
180#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
181
182/*
183 * For booting Linux, the board info and command line data
184 * have to be in the first 8 MB of memory, since this is
185 * the maximum mapped by the Linux kernel during initialization.
186 */
187#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
188
189/*-----------------------------------------------------------------------
190 * FLASH organization
191 */
192#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
193#define CFG_MAX_FLASH_SECT 35 /* max number of sectors on one chip */
194
195#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
196#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
197
198#define CFG_ENV_IS_IN_NVRAM 1
199#define CFG_ENV_ADDR 0x80000000/* Address of Environment */
200#define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
201
202#define CFG_ENV_OFFSET 0
203
204/*-----------------------------------------------------------------------
205 * Cache Configuration
206 */
207#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500208#if defined(CONFIG_CMD_KGDB)
wdenk608c9142003-01-13 23:54:46 +0000209#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
210#endif
211
212/*-----------------------------------------------------------------------
213 * SYPCR - System Protection Control 11-9
214 * SYPCR can only be written once after reset!
215 *-----------------------------------------------------------------------
216 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
217 */
218#if defined(CONFIG_WATCHDOG)
219#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
220 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
221#else
222#define CFG_SYPCR 0xFFFFFF88
223#endif
224
225/*-----------------------------------------------------------------------
226 * SIUMCR - SIU Module Configuration 11-6
227 *-----------------------------------------------------------------------
228 * PCMCIA config., multi-function pin tri-state
229 */
230#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_FRC | SIUMCR_GB5E)
231
232/*-----------------------------------------------------------------------
233 * TBSCR - Time Base Status and Control 11-26
234 *-----------------------------------------------------------------------
235 * Clear Reference Interrupt Status, Timebase freezing enabled
236 */
237#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBE)
238
239/*-----------------------------------------------------------------------
240 * RTCSC - Real-Time Clock Status and Control Register 11-27
241 *-----------------------------------------------------------------------
242 */
243/*%%%#define CFG_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE) */
244#define CFG_RTCSC (RTCSC_SEC | RTCSC_RTE)
245
246/*-----------------------------------------------------------------------
247 * PISCR - Periodic Interrupt Status and Control 11-31
248 *-----------------------------------------------------------------------
249 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
250 */
251#define CFG_PISCR (PISCR_PS | PISCR_PITF)
252/*
253#define CFG_PISCR (PISCR_PS | PISCR_PITF)
254*/
255
256/*-----------------------------------------------------------------------
257 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
258 *-----------------------------------------------------------------------
259 * Reset PLL lock status sticky bit, timer expired status bit and timer
260 * interrupt status bit
261 *
262 * If this is a 80 MHz CPU, set PLL multiplication factor to 5 (5*16=80)!
263 */
264/* up to 50 MHz we use a 1:1 clock */
265#define CFG_PLPRCR ( (1524 << PLPRCR_MF_SHIFT) | PLPRCR_SPLSS | PLPRCR_TMIST | PLPRCR_TEXPS )
266
267/*-----------------------------------------------------------------------
268 * SCCR - System Clock and reset Control Register 15-27
269 *-----------------------------------------------------------------------
270 * Set clock output, timebase and RTC source and divider,
271 * power management and some other internal clocks
272 */
273#define SCCR_MASK SCCR_EBDF11
274/* up to 50 MHz we use a 1:1 clock */
275#define CFG_SCCR (SCCR_COM00 | SCCR_TBS)
276
277/*-----------------------------------------------------------------------
278 * PCMCIA stuff
279 *-----------------------------------------------------------------------
280 *
281 */
282#define CFG_PCMCIA_MEM_ADDR (0xE0000000)
283#define CFG_PCMCIA_MEM_SIZE ( 64 << 20 )
284#define CFG_PCMCIA_DMA_ADDR (0xE4000000)
285#define CFG_PCMCIA_DMA_SIZE ( 64 << 20 )
286#define CFG_PCMCIA_ATTRB_ADDR (0xE8000000)
287#define CFG_PCMCIA_ATTRB_SIZE ( 64 << 20 )
288#define CFG_PCMCIA_IO_ADDR (0xEC000000)
289#define CFG_PCMCIA_IO_SIZE ( 64 << 20 )
290
291/*-----------------------------------------------------------------------
292 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
293 *-----------------------------------------------------------------------
294 */
295
296#undef CONFIG_IDE_PCCARD /* Use IDE with PC Card Adapter */
297
298#undef CONFIG_IDE_PCMCIA /* Direct IDE not supported */
299#undef CONFIG_IDE_LED /* LED for ide not supported */
300#undef CONFIG_IDE_RESET /* reset for ide not supported */
301
302#define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */
303#define CFG_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
304
305#define CFG_ATA_IDE0_OFFSET 0x0000
306
307#define CFG_ATA_BASE_ADDR CFG_PCMCIA_MEM_ADDR
308
309/* Offset for data I/O */
310#define CFG_ATA_DATA_OFFSET (CFG_PCMCIA_MEM_SIZE + 0x320)
311
312/* Offset for normal register accesses */
313#define CFG_ATA_REG_OFFSET (2 * CFG_PCMCIA_MEM_SIZE + 0x320)
314
315/* Offset for alternate registers */
316#define CFG_ATA_ALT_OFFSET 0x0100
317
318/*-----------------------------------------------------------------------
319 *
320 *-----------------------------------------------------------------------
321 *
322 */
wdenk2535d602003-07-17 23:16:40 +0000323#define CFG_DER 0
wdenk608c9142003-01-13 23:54:46 +0000324
325/*
326 * Init Memory Controller:
327 *
328 * BR0 and OR0 (FLASH)
329 */
330
331#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
332#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #1 */
333
334#define CFG_PRELIM_OR_AM 0xFE000000 /* OR addr mask */
335
336#define CFG_OR_TIMING_FLASH 0xF56
337
338#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
339#define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_16 | BR_V)
340
341#define CFG_OR5_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
342#define CFG_BR5_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_PS_32 | BR_V)
343
344/*
345 * BR1 and OR1 (Battery backed SRAM)
346 */
347#define CFG_BR1_PRELIM 0x80000401
348#define CFG_OR1_PRELIM 0xFFC00736
349
350/*
351 * BR2 and OR2 (SDRAM)
352 */
353#define SDRAM_BASE_PRELIM 0x00000000 /* SDRAM base */
354#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB */
355
356#define CFG_OR_TIMING_SDRAM 0x00000A00
357
358#define CFG_OR2_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_SDRAM )
359#define CFG_BR2_PRELIM ((SDRAM_BASE_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
360
361/* Marel V37 mem setting */
362
363#define CFG_BR3_CAN 0xC0000401
364#define CFG_OR3_CAN 0xFFFF0724
365
366/*
367#define CFG_BR3_PRELIM 0xFA400001
368#define CFG_OR3_PRELIM 0xFFFF8910
369#define CFG_BR4_PRELIM 0xFA000401
370#define CFG_OR4_PRELIM 0xFFFE0970
371*/
372
373/*
374 * Memory Periodic Timer Prescaler
375 */
376
377/* periodic timer for refresh */
378#define CFG_MAMR_PTA 97 /* start with divider for 100 MHz */
379
380/*
381 * Refresh clock Prescalar
382 */
383#define CFG_MPTPR MPTPR_PTP_DIV16
384
385/*
386 * MAMR settings for SDRAM
387 */
388
389/* 10 column SDRAM */
390#define CFG_MAMR_10COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
391 MAMR_AMA_TYPE_2 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A12 | \
392 MAMR_GPL_A4DIS | MAMR_RLFA_4X | MAMR_WLFA_3X | MAMR_TLFA_16X)
393
394/*
395 * Internal Definitions
396 *
397 * Boot Flags
398 */
399#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
400#define BOOTFLAG_WARM 0x02 /* Software reboot */
401
wdenk608c9142003-01-13 23:54:46 +0000402#endif /* __CONFIG_H */