blob: f09214dce9c37d5b76c57f4a2653a5e541000755 [file] [log] [blame]
Timo Tuunainenea8d9892008-02-01 10:09:03 +00001/*
2 * Based on Modifications by Alan Lu / Artila and
3 * Rick Bronson <rick@efn.org>
4 *
5 * Configuration settings for the Artila M-501 starter kit,
6 * with V02 processor card.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/* ARM asynchronous clock */
31/* from 18.432 MHz crystal (18432000 / 4 * 39) */
32#define AT91C_MAIN_CLOCK 179712000
33/* Perip clock (AT91C_MASTER_CLOCK / 3) */
34#define AT91C_MASTER_CLOCK 59904000
35#define AT91_SLOW_CLOCK 32768 /* slow clock */
36
37#define CONFIG_AT91RM9200DK 1 /* on an AT91RM9200DK Board */
38#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
39#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
40#define CONFIG_SETUP_MEMORY_TAGS 1
41#define CONFIG_INITRD_TAG 1
42
Timo Tuunainenea8d9892008-02-01 10:09:03 +000043#define CONFIG_MENUPROMPT "."
44
45/*
46 * Size of malloc() pool
47 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
49#define CONFIG_SYS_GBL_DATA_SIZE 128 /* Bytes reserved for initial data */
Timo Tuunainenea8d9892008-02-01 10:09:03 +000050
51#define CONFIG_BAUDRATE 115200
52
53/* Hardcode so no __divsi3 : AT91C_MASTER_CLOCK / baudrate / 16 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_AT91C_BRGR_DIVISOR 33
Timo Tuunainenea8d9892008-02-01 10:09:03 +000055
56/*
57 * Hardware drivers
58 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059#define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +020060#define CONFIG_FLASH_CFI_DRIVER 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020061#define CONFIG_ENV_SECT_SIZE 0x20000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020062#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
63#define CONFIG_SYS_FLASH_PROTECTION /*for Intel P30 Flash*/
Timo Tuunainenea8d9892008-02-01 10:09:03 +000064#define CONFIG_HARD_I2C
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020065#define CONFIG_SYS_I2C_SPEED 100
66#define CONFIG_SYS_I2C_SLAVE 0
67#define CONFIG_SYS_CONSOLE_INFO_QUIET
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +020068#undef CONFIG_ENV_IS_IN_EEPROM
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
70#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
71#define CONFIG_SYS_EEPROM_AT24C16
72#define CONFIG_SYS_I2C_RTC_ADDR 0x32
Timo Tuunainenea8d9892008-02-01 10:09:03 +000073#undef CONFIG_RTC_DS1338
74#define CONFIG_RTC_RS5C372A
75#undef CONFIG_POST
76#define CONFIG_M501SK
77#define CONFIG_CMC_PU2
78
79/* define one of these to choose the DBGU, USART0 or USART1 as console */
80#define CONFIG_DBGU
81#undef CONFIG_USART0
82#undef CONFIG_USART1
83
84#undef CONFIG_HWFLOW /* don't include RTS/CTS flow control support */
85#undef CONFIG_MODEM_SUPPORT /* disable modem initialization stuff */
86
87#define CONFIG_BOOTARGS "mem=32M console=ttyS0,115200 " \
88 "initrd=0x20800000,8192000 ramdisk_size=15360 " \
89 "root=/dev/ram0 rw mtdparts=phys_mapped_flash:" \
90 "128k(loader)ro,128k(reserved)ro,1408k(linux)" \
91 "ro,2560k(ramdisk)ro,-(userdisk)"
92#define CONFIG_BOOTCOMMAND "bootm 10040000 101a0000"
93#define CONFIG_BOOTDELAY 1
94#define CONFIG_BAUDRATE 115200
95#define CONFIG_IPADDR 192.168.1.100
96#define CONFIG_SERVERIP 192.168.1.1
97#define CONFIG_GATEWAYIP 192.168.1.254
98#define CONFIG_NETMASK 255.255.255.0
99#define CONFIG_BOOTFILE uImage
100#define CONFIG_ETHADDR 00:13:48:aa:bb:cc
101#define CONFIG_ENV_OVERWRITE 1
102#define BOARD_LATE_INIT
103
104#define CONFIG_EXTRA_ENV_SETTINGS \
105 "unlock=yes\0"
106
Jean-Christophe PLAGNIOL-VILLARD936897d2008-07-25 15:18:16 +0200107#define CONFIG_CMD_JFFS2
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000108#undef CONFIG_CMD_EEPROM
109#define CONFIG_CMD_NET
110#define CONFIG_CMD_RUN
111#define CONFIG_CMD_DHCP
112#define CONFIG_CMD_MEMORY
113#define CONFIG_CMD_PING
114#define CONFIG_CMD_SDRAM
115#define CONFIG_CMD_DIAG
116#define CONFIG_CMD_I2C
117#define CONFIG_CMD_DATE
118#define CONFIG_CMD_POST
119#define CONFIG_CMD_MISC
120#define CONFIG_CMD_LOADS
121#define CONFIG_CMD_IMI
122#define CONFIG_CMD_NFS
123#define CONFIG_CMD_FLASH
124#define CONFIG_CMD_ENV
125
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_HUSH_PARSER
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000127#define CONFIG_AUTO_COMPLETE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200128#define CONFIG_SYS_PROMPT_HUSH_PS2 ">>"
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000129
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130#define CONFIG_SYS_MAX_NAND_DEVICE 0 /* Max number of NAND devices */
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000131#define SECTORSIZE 512
132
133#define ADDR_COLUMN 1
134#define ADDR_PAGE 2
135#define ADDR_COLUMN_PAGE 3
136
137#define CONFIG_NR_DRAM_BANKS 1
138#define PHYS_SDRAM 0x20000000
139#define PHYS_SDRAM_SIZE 0x2000000 /* 32 megs */
140
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141#define CONFIG_SYS_MEMTEST_START 0x21000000 /* PHYS_SDRAM */
142/* CONFIG_SYS_MEMTEST_START + PHYS_SDRAM_SIZE - 262144 */
143#define CONFIG_SYS_MEMTEST_END 0x00100000
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000144
145#define CONFIG_DRIVER_ETHER
146#define CONFIG_NET_RETRY_COUNT 20
147#define CONFIG_AT91C_USE_RMII
148
149#define PHYS_FLASH_1 0x10000000
150#define PHYS_FLASH_SIZE 0x800000 /* 8 megs main flash */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
152#define CONFIG_SYS_MAX_FLASH_BANKS 1
153#define CONFIG_SYS_MAX_FLASH_SECT 256
154#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
155#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000156
Jean-Christophe PLAGNIOL-VILLARD057c8492008-09-10 22:47:58 +0200157#ifdef CONFIG_ENV_IS_IN_DATAFLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200158#define CONFIG_ENV_OFFSET 0x20000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200160#define CONFIG_ENV_SIZE 0x2000
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000161#else
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200162#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200163#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x00020000)
164#define CONFIG_ENV_SIZE 2048
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000165#endif
166
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200167#ifdef CONFIG_ENV_IS_IN_EEPROM
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200168#define CONFIG_ENV_OFFSET 1024
169#define CONFIG_ENV_SIZE 1024
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000170#endif
171
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_LOAD_ADDR 0x21000000 /* default load address */
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000173
174/* use for protect flash sectors */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200175#define CONFIG_SYS_BOOT_SIZE 0x6000 /* 24 KBytes */
176#define CONFIG_SYS_U_BOOT_BASE (PHYS_FLASH_1 + 0x10000)
177#define CONFIG_SYS_U_BOOT_SIZE 0x10000 /* 64 KBytes */
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000178
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_BAUDRATE_TABLE { 115200 , 19200, 38400, 57600, 9600 }
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000180
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181#define CONFIG_SYS_PROMPT "U-Boot> " /* Monitor Command Prompt */
182#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
183#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000184/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200185#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000186
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_HZ 1000
188#define CONFIG_SYS_HZ_CLOCK AT91C_MASTER_CLOCK/2
Timo Tuunainenea8d9892008-02-01 10:09:03 +0000189
190#define CONFIG_STACKSIZE (32*1024) /* regular stack */
191
192#ifdef CONFIG_USE_IRQ
193#error CONFIG_USE_IRQ not supported
194#endif
195
196#endif