blob: 401e0970f768c16b15ece2726bcb837b1fc8ce85 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
maxims@google.com4dc038f2017-04-17 12:00:30 -07002/*
3 * Copyright (C) 2012-2020 ASPEED Technology Inc.
4 * Copyright 2016 IBM Corporation
5 * Copyright 2017 Google, Inc.
maxims@google.com4dc038f2017-04-17 12:00:30 -07006 */
7#ifndef __AST_I2C_H_
8#define __AST_I2C_H_
9
10struct ast_i2c_regs {
11 u32 fcr;
12 u32 cactcr1;
13 u32 cactcr2;
14 u32 icr;
15 u32 isr;
16 u32 csr;
17 u32 sdar;
18 u32 pbcr;
19 u32 trbbr;
20#ifdef CONFIG_ASPEED_AST2500
21 u32 dma_mbar;
22 u32 dma_tlr;
23#endif
24};
25
26/* Device Register Definition */
27/* 0x00 : I2CD Function Control Register */
28#define I2CD_BUFF_SEL_MASK (0x7 << 20)
29#define I2CD_BUFF_SEL(x) (x << 20)
30#define I2CD_M_SDA_LOCK_EN (0x1 << 16)
31#define I2CD_MULTI_MASTER_DIS (0x1 << 15)
32#define I2CD_M_SCL_DRIVE_EN (0x1 << 14)
33#define I2CD_MSB_STS (0x1 << 9)
34#define I2CD_SDA_DRIVE_1T_EN (0x1 << 8)
35#define I2CD_M_SDA_DRIVE_1T_EN (0x1 << 7)
36#define I2CD_M_HIGH_SPEED_EN (0x1 << 6)
37#define I2CD_DEF_ADDR_EN (0x1 << 5)
38#define I2CD_DEF_ALERT_EN (0x1 << 4)
39#define I2CD_DEF_ARP_EN (0x1 << 3)
40#define I2CD_DEF_GCALL_EN (0x1 << 2)
41#define I2CD_SLAVE_EN (0x1 << 1)
42#define I2CD_MASTER_EN (0x1)
43
44/* 0x04 : I2CD Clock and AC Timing Control Register #1 */
45/* Base register value. These bits are always set by the driver. */
46#define I2CD_CACTC_BASE 0xfff00300
47#define I2CD_TCKHIGH_SHIFT 16
48#define I2CD_TCKLOW_SHIFT 12
49#define I2CD_THDDAT_SHIFT 10
50#define I2CD_TO_DIV_SHIFT 8
51#define I2CD_BASE_DIV_SHIFT 0
52
53/* 0x08 : I2CD Clock and AC Timing Control Register #2 */
54#define I2CD_tTIMEOUT 1
55#define I2CD_NO_TIMEOUT_CTRL 0
56
57/* 0x0c : I2CD Interrupt Control Register &
58 * 0x10 : I2CD Interrupt Status Register
59 *
60 * These share bit definitions, so use the same values for the enable &
61 * status bits.
62 */
63#define I2CD_INTR_SDA_DL_TIMEOUT (0x1 << 14)
64#define I2CD_INTR_BUS_RECOVER_DONE (0x1 << 13)
65#define I2CD_INTR_SMBUS_ALERT (0x1 << 12)
66#define I2CD_INTR_SMBUS_ARP_ADDR (0x1 << 11)
67#define I2CD_INTR_SMBUS_DEV_ALERT_ADDR (0x1 << 10)
68#define I2CD_INTR_SMBUS_DEF_ADDR (0x1 << 9)
69#define I2CD_INTR_GCALL_ADDR (0x1 << 8)
70#define I2CD_INTR_SLAVE_MATCH (0x1 << 7)
71#define I2CD_INTR_SCL_TIMEOUT (0x1 << 6)
72#define I2CD_INTR_ABNORMAL (0x1 << 5)
73#define I2CD_INTR_NORMAL_STOP (0x1 << 4)
74#define I2CD_INTR_ARBIT_LOSS (0x1 << 3)
75#define I2CD_INTR_RX_DONE (0x1 << 2)
76#define I2CD_INTR_TX_NAK (0x1 << 1)
77#define I2CD_INTR_TX_ACK (0x1 << 0)
78
79/* 0x14 : I2CD Command/Status Register */
80#define I2CD_SDA_OE (0x1 << 28)
81#define I2CD_SDA_O (0x1 << 27)
82#define I2CD_SCL_OE (0x1 << 26)
83#define I2CD_SCL_O (0x1 << 25)
84#define I2CD_TX_TIMING (0x1 << 24)
85#define I2CD_TX_STATUS (0x1 << 23)
86
87/* Tx State Machine */
88#define I2CD_IDLE 0x0
89#define I2CD_MACTIVE 0x8
90#define I2CD_MSTART 0x9
91#define I2CD_MSTARTR 0xa
92#define I2CD_MSTOP 0xb
93#define I2CD_MTXD 0xc
94#define I2CD_MRXACK 0xd
95#define I2CD_MRXD 0xe
96#define I2CD_MTXACK 0xf
97#define I2CD_SWAIT 0x1
98#define I2CD_SRXD 0x4
99#define I2CD_STXACK 0x5
100#define I2CD_STXD 0x6
101#define I2CD_SRXACK 0x7
102#define I2CD_RECOVER 0x3
103
104#define I2CD_SCL_LINE_STS (0x1 << 18)
105#define I2CD_SDA_LINE_STS (0x1 << 17)
106#define I2CD_BUS_BUSY_STS (0x1 << 16)
107#define I2CD_SDA_OE_OUT_DIR (0x1 << 15)
108#define I2CD_SDA_O_OUT_DIR (0x1 << 14)
109#define I2CD_SCL_OE_OUT_DIR (0x1 << 13)
110#define I2CD_SCL_O_OUT_DIR (0x1 << 12)
111#define I2CD_BUS_RECOVER_CMD (0x1 << 11)
112#define I2CD_S_ALT_EN (0x1 << 10)
113#define I2CD_RX_DMA_ENABLE (0x1 << 9)
114#define I2CD_TX_DMA_ENABLE (0x1 << 8)
115
116/* Command Bit */
117#define I2CD_RX_BUFF_ENABLE (0x1 << 7)
118#define I2CD_TX_BUFF_ENABLE (0x1 << 6)
119#define I2CD_M_STOP_CMD (0x1 << 5)
120#define I2CD_M_S_RX_CMD_LAST (0x1 << 4)
121#define I2CD_M_RX_CMD (0x1 << 3)
122#define I2CD_S_TX_CMD (0x1 << 2)
123#define I2CD_M_TX_CMD (0x1 << 1)
124#define I2CD_M_START_CMD 0x1
125
126#define I2CD_RX_DATA_SHIFT 8
127#define I2CD_RX_DATA_MASK (0xff << I2CD_RX_DATA_SHIFT)
128
129#define I2C_HIGHSPEED_RATE 400000
130
131#endif /* __AST_I2C_H_ */