Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / e10f96414934edaca958e4323f82149a030e56a4 / . / drivers / net / ldpaa_eth / lx2160a.c
blob: c2641a92d7ec916b4aa76710d5cfb213efeebefb [file] [log] [blame]
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
2/*
Grigore Popescu479cfd12020-09-10 12:59:03 +0300[diff] [blame]3 * Copyright 2018, 2020 NXP
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]4 */
5#include <common.h>
6#include <phy.h>
7#include <fsl-mc/ldpaa_wriop.h>
8#include <asm/io.h>
9#include <asm/arch/fsl_serdes.h>
10#include <asm/arch/soc.h>
Simon Glass68a6aa82019-11-14 12:57:31 -0700[diff] [blame]11#include <linux/mii.h>
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]12
13u32 dpmac_to_devdisr[] = {
14 [WRIOP1_DPMAC1] = FSL_CHASSIS3_DEVDISR2_DPMAC1,
15 [WRIOP1_DPMAC2] = FSL_CHASSIS3_DEVDISR2_DPMAC2,
16 [WRIOP1_DPMAC3] = FSL_CHASSIS3_DEVDISR2_DPMAC3,
17 [WRIOP1_DPMAC4] = FSL_CHASSIS3_DEVDISR2_DPMAC4,
18 [WRIOP1_DPMAC5] = FSL_CHASSIS3_DEVDISR2_DPMAC5,
19 [WRIOP1_DPMAC6] = FSL_CHASSIS3_DEVDISR2_DPMAC6,
20 [WRIOP1_DPMAC7] = FSL_CHASSIS3_DEVDISR2_DPMAC7,
21 [WRIOP1_DPMAC8] = FSL_CHASSIS3_DEVDISR2_DPMAC8,
22 [WRIOP1_DPMAC9] = FSL_CHASSIS3_DEVDISR2_DPMAC9,
23 [WRIOP1_DPMAC10] = FSL_CHASSIS3_DEVDISR2_DPMAC10,
24 [WRIOP1_DPMAC11] = FSL_CHASSIS3_DEVDISR2_DPMAC11,
25 [WRIOP1_DPMAC12] = FSL_CHASSIS3_DEVDISR2_DPMAC12,
26 [WRIOP1_DPMAC13] = FSL_CHASSIS3_DEVDISR2_DPMAC13,
27 [WRIOP1_DPMAC14] = FSL_CHASSIS3_DEVDISR2_DPMAC14,
28 [WRIOP1_DPMAC15] = FSL_CHASSIS3_DEVDISR2_DPMAC15,
29 [WRIOP1_DPMAC16] = FSL_CHASSIS3_DEVDISR2_DPMAC16,
30 [WRIOP1_DPMAC17] = FSL_CHASSIS3_DEVDISR2_DPMAC17,
31 [WRIOP1_DPMAC18] = FSL_CHASSIS3_DEVDISR2_DPMAC18,
32};
33
34static int is_device_disabled(int dpmac_id)
35{
Tom Rini6cc04542022-10-28 20:27:13 -0400[diff] [blame]36 struct ccsr_gur __iomem *gur = (void *)CFG_SYS_FSL_GUTS_ADDR;
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]37 u32 devdisr2 = in_le32(&gur->devdisr2);
38
39 return dpmac_to_devdisr[dpmac_id] & devdisr2;
40}
41
42void wriop_dpmac_disable(int dpmac_id)
43{
Tom Rini6cc04542022-10-28 20:27:13 -0400[diff] [blame]44 struct ccsr_gur __iomem *gur = (void *)CFG_SYS_FSL_GUTS_ADDR;
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]45
46 setbits_le32(&gur->devdisr2, dpmac_to_devdisr[dpmac_id]);
47}
48
49void wriop_dpmac_enable(int dpmac_id)
50{
Tom Rini6cc04542022-10-28 20:27:13 -0400[diff] [blame]51 struct ccsr_gur __iomem *gur = (void *)CFG_SYS_FSL_GUTS_ADDR;
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]52
53 clrbits_le32(&gur->devdisr2, dpmac_to_devdisr[dpmac_id]);
54}
55
56phy_interface_t wriop_dpmac_enet_if(int dpmac_id, int lane_prtcl)
57{
58 enum srds_prtcl;
59
Grigore Popescu479cfd12020-09-10 12:59:03 +0300[diff] [blame]60 if (is_device_disabled(dpmac_id))
Marek Behúnffb0f6f2022-04-07 00:33:03 +0200[diff] [blame]61 return PHY_INTERFACE_MODE_NA;
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]62
63 if (lane_prtcl >= SGMII1 && lane_prtcl <= SGMII18)
64 return PHY_INTERFACE_MODE_SGMII;
65
66 if (lane_prtcl >= XFI1 && lane_prtcl <= XFI14)
67 return PHY_INTERFACE_MODE_XGMII;
68
69 if (lane_prtcl >= _25GE1 && lane_prtcl <= _25GE10)
70 return PHY_INTERFACE_MODE_25G_AUI;
71
72 if (lane_prtcl >= _40GE1 && lane_prtcl <= _40GE2)
73 return PHY_INTERFACE_MODE_XLAUI;
74
75 if (lane_prtcl >= _50GE1 && lane_prtcl <= _50GE2)
76 return PHY_INTERFACE_MODE_CAUI2;
77
78 if (lane_prtcl >= _100GE1 && lane_prtcl <= _100GE2)
79 return PHY_INTERFACE_MODE_CAUI4;
80
Marek Behúnffb0f6f2022-04-07 00:33:03 +0200[diff] [blame]81 return PHY_INTERFACE_MODE_NA;
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]82}
83
84#ifdef CONFIG_SYS_FSL_HAS_RGMII
85void fsl_rgmii_init(void)
86{
Tom Rini6cc04542022-10-28 20:27:13 -0400[diff] [blame]87 struct ccsr_gur __iomem *gur = (void *)(CFG_SYS_FSL_GUTS_ADDR);
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]88 u32 ec;
89
90#ifdef CONFIG_SYS_FSL_EC1
91 ec = gur_in32(&gur->rcwsr[FSL_CHASSIS3_EC1_REGSR - 1])
92 & FSL_CHASSIS3_EC1_REGSR_PRTCL_MASK;
93 ec >>= FSL_CHASSIS3_EC1_REGSR_PRTCL_SHIFT;
94
Razvan Ionut Cirjanc7600952020-10-23 16:20:38 +0530[diff] [blame]95 if (!ec)
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]96 wriop_init_dpmac_enet_if(17, PHY_INTERFACE_MODE_RGMII_ID);
97#endif
98
99#ifdef CONFIG_SYS_FSL_EC2
100 ec = gur_in32(&gur->rcwsr[FSL_CHASSIS3_EC2_REGSR - 1])
101 & FSL_CHASSIS3_EC2_REGSR_PRTCL_MASK;
102 ec >>= FSL_CHASSIS3_EC2_REGSR_PRTCL_SHIFT;
103
Razvan Ionut Cirjanc7600952020-10-23 16:20:38 +0530[diff] [blame]104 if (!ec)
Priyanka Jain4909b892018-10-29 09:17:09 +0000[diff] [blame]105 wriop_init_dpmac_enet_if(18, PHY_INTERFACE_MODE_RGMII_ID);
106#endif
107}
108#endif