blob: dc5ec3aa823dc3d3f957840b3b69e3e2edcedb24 [file] [log] [blame]
Gary Jennejohn73ccb342008-04-28 14:04:32 +02001/*
2 * (C) Copyright 2008
3 * Gary Jennejohn, DENX Software Engineering GmbH, garyj@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/************************************************************************
25 * quad100hd.h - configuration for Quad100hd board
26 ***********************************************************************/
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/*-----------------------------------------------------------------------
31 * High Level Configuration Options
32 *----------------------------------------------------------------------*/
33#define CONFIG_QUAD100HD 1 /* Board is Quad100hd */
34#define CONFIG_4xx 1 /* ... PPC4xx family */
35#define CONFIG_405EP 1 /* Specifc 405EP support*/
36
Wolfgang Denk2ae18242010-10-06 09:05:45 +020037#define CONFIG_SYS_TEXT_BASE 0xFFFC0000
38
Gary Jennejohn73ccb342008-04-28 14:04:32 +020039#define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
40
41#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
42
43#define PLLMR0_DEFAULT PLLMR0_266_133_66 /* no PCI */
44#define PLLMR1_DEFAULT PLLMR1_266_133_66 /* no PCI */
45
Gary Jennejohn0c119352008-05-14 13:39:22 +020046/* the environment is in the EEPROM by default */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +020047#define CONFIG_ENV_IS_IN_EEPROM
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020048#undef CONFIG_ENV_IS_IN_FLASH
Gary Jennejohn73ccb342008-04-28 14:04:32 +020049
Ben Warren96e21f82008-10-27 23:50:15 -070050#define CONFIG_PPC4xx_EMAC
Gary Jennejohn73ccb342008-04-28 14:04:32 +020051#define CONFIG_HAS_ETH1 1
52#define CONFIG_MII 1 /* MII PHY management */
53#define CONFIG_PHY_ADDR 0x01 /* PHY address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_RX_ETH_BUFFER 16 /* Number of ethernet rx buffers & descriptors */
Gary Jennejohn73ccb342008-04-28 14:04:32 +020055#define CONFIG_PHY_RESET 1
56#define CONFIG_PHY_RESET_DELAY 300 /* PHY RESET recovery delay */
57
58/*
59 * Command line configuration.
60 */
61#include <config_cmd_default.h>
62
63#undef CONFIG_CMD_ASKENV
64#undef CONFIG_CMD_CACHE
65#define CONFIG_CMD_DHCP
66#undef CONFIG_CMD_DIAG
67#define CONFIG_CMD_EEPROM
68#undef CONFIG_CMD_ELF
69#define CONFIG_CMD_I2C
70#undef CONFIG_CMD_IRQ
71#define CONFIG_CMD_JFFS2
72#undef CONFIG_CMD_LOG
73#undef CONFIG_CMD_MII
74#define CONFIG_CMD_NAND
75#undef CONFIG_CMD_PING
76#define CONFIG_CMD_REGINFO
77
78#undef CONFIG_WATCHDOG /* watchdog disabled */
79
80/*-----------------------------------------------------------------------
81 * SDRAM
82 *----------------------------------------------------------------------*/
83/*
84 * SDRAM configuration (please see cpu/ppc/sdram.[ch])
85 */
86#define CONFIG_SDRAM_BANK0 1
Gary Jennejohn73ccb342008-04-28 14:04:32 +020087
88/* FIX! SDRAM timings used in datasheet */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#define CONFIG_SYS_SDRAM_CL 3 /* CAS latency */
90#define CONFIG_SYS_SDRAM_tRP 20 /* PRECHARGE command period */
91#define CONFIG_SYS_SDRAM_tRC 66 /* ACTIVE-to-ACTIVE command period */
92#define CONFIG_SYS_SDRAM_tRCD 20 /* ACTIVE-to-READ delay */
93#define CONFIG_SYS_SDRAM_tRFC 66 /* Auto refresh period */
Gary Jennejohn73ccb342008-04-28 14:04:32 +020094
95/*
96 * JFFS2
97 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020098#define CONFIG_SYS_JFFS2_FIRST_BANK 0
99#ifdef CONFIG_SYS_KERNEL_IN_JFFS2
100#define CONFIG_SYS_JFFS2_FIRST_SECTOR 0 /* JFFS starts at block 0 */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200101#else /* kernel not in JFFS */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_SYS_JFFS2_FIRST_SECTOR 8 /* block 0-7 is kernel (1MB = 8 sectors) */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200103#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104#define CONFIG_SYS_JFFS2_NUM_BANKS 1
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200105
106/*-----------------------------------------------------------------------
107 * Serial Port
108 *----------------------------------------------------------------------*/
Stefan Roese550650d2010-09-20 16:05:31 +0200109#define CONFIG_CONS_INDEX 1 /* Use UART0 */
110#define CONFIG_SYS_NS16550
111#define CONFIG_SYS_NS16550_SERIAL
112#define CONFIG_SYS_NS16550_REG_SIZE 1
113#define CONFIG_SYS_NS16550_CLK get_serial_clock()
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200114#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */
115#define CONFIG_SYS_BASE_BAUD 691200
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200116#define CONFIG_BAUDRATE 115200
117#define CONFIG_SERIAL_MULTI
118
119/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#define CONFIG_SYS_BAUDRATE_TABLE \
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200121 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
122
123/*-----------------------------------------------------------------------
124 * Miscellaneous configurable options
125 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_LONGHELP /* undef to save memory */
127#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200128#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200130#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200131#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200132#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
134#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
135#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200136
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
138#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200139
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
141#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_info (bd_t) */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200142
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200144
145#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200147
148#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
149#define CONFIG_LOOPW 1 /* enable loopw command */
150#define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */
151#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
152#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
153
154/*-----------------------------------------------------------------------
155 * I2C
156 *----------------------------------------------------------------------*/
157#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
158#undef CONFIG_SOFT_I2C /* I2C bit-banged */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200159#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
161#define CONFIG_SYS_I2C_SLAVE 0x7F
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200162
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* base address */
164#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* bytes of address */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200165
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* 8 byte write page size */
167#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
168#define CONFIG_SYS_EEPROM_SIZE 0x2000
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200169
170/*-----------------------------------------------------------------------
171 * Start addresses for the final memory configuration
172 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200174 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200175#define CONFIG_SYS_SDRAM_BASE 0x00000000
176#define CONFIG_SYS_FLASH_BASE 0xFFC00000
177#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */
178#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200179#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_TEXT_BASE)
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200180
181/*
182 * For booting Linux, the board info and command line data
183 * have to be in the first 8 MB of memory, since this is
184 * the maximum mapped by the Linux kernel during initialization.
185 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200187
188/*-----------------------------------------------------------------------
189 * FLASH organization
190 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200192#define CONFIG_FLASH_CFI_DRIVER
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200193
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200195
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
197#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200198
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200199#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
200#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200201
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200202#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
203#define CONFIG_SYS_FLASH_INCREMENT 0 /* there is only one bank */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200204
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
206#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200207
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200208#ifdef CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200209#define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
Gary Jennejohn0c119352008-05-14 13:39:22 +0200210/* the environment is located before u-boot */
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200211#define CONFIG_ENV_ADDR (CONFIG_SYS_TEXT_BASE - CONFIG_ENV_SECT_SIZE)
Gary Jennejohn0c119352008-05-14 13:39:22 +0200212
213/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200214#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR - CONFIG_ENV_SECT_SIZE)
215#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200216#endif
217
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200218#ifdef CONFIG_ENV_IS_IN_EEPROM
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200219#define CONFIG_ENV_SIZE 0x400 /* Size of Environment vars */
220#define CONFIG_ENV_OFFSET 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200221#define CONFIG_SYS_ENABLE_CRC_16 1 /* Intrinsyc formatting used crc16 */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200222#endif
223
224/* partly from PPCBoot */
225/* NAND */
226#define CONFIG_NAND
227#ifdef CONFIG_NAND
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200228#define CONFIG_SYS_NAND_BASE 0x60000000
229#define CONFIG_SYS_NAND_CS 10 /* our CS is GPIO10 */
230#define CONFIG_SYS_NAND_RDY 23 /* our RDY is GPIO23 */
231#define CONFIG_SYS_NAND_CE 24 /* our CE is GPIO24 */
232#define CONFIG_SYS_NAND_CLE 31 /* our CLE is GPIO31 */
233#define CONFIG_SYS_NAND_ALE 30 /* our ALE is GPIO30 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200234#define CONFIG_SYS_MAX_NAND_DEVICE 1
Wolfgang Denk170c1972009-07-18 15:32:10 +0200235
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200236#endif
237
238/*-----------------------------------------------------------------------
239 * Definitions for initial stack pointer and data area (in data cache)
240 */
241/* use on chip memory (OCM) for temperary stack until sdram is tested */
Stefan Roesea47a12b2010-04-15 16:07:28 +0200242/* see ./arch/powerpc/cpu/ppc4xx/start.S */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_TEMP_STACK_OCM 1
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200244
245/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
247#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
248#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of OCM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200249#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200250
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200251#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200252#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200253
254/*-----------------------------------------------------------------------
255 * External Bus Controller (EBC) Setup
256 * Taken from PPCBoot board/icecube/icecube.h
257 */
258
Stefan Roesea47a12b2010-04-15 16:07:28 +0200259/* see ./arch/powerpc/cpu/ppc4xx/cpu_init.c ./cpu/ppc4xx/ndfc.c */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_EBC_PB0AP 0x04002480
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200261/* AMD NOR flash - this corresponds to FLASH_BASE so may be correct */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200262#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000
263#define CONFIG_SYS_EBC_PB1AP 0x04005480
264#define CONFIG_SYS_EBC_PB1CR 0x60018000
265#define CONFIG_SYS_EBC_PB2AP 0x00000000
266#define CONFIG_SYS_EBC_PB2CR 0x00000000
267#define CONFIG_SYS_EBC_PB3AP 0x00000000
268#define CONFIG_SYS_EBC_PB3CR 0x00000000
269#define CONFIG_SYS_EBC_PB4AP 0x00000000
270#define CONFIG_SYS_EBC_PB4CR 0x00000000
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200271
272/*-----------------------------------------------------------------------
273 * Definitions for GPIO setup (PPC405EP specific)
274 *
275 * Taken in part from PPCBoot board/icecube/icecube.h
276 */
Stefan Roesea47a12b2010-04-15 16:07:28 +0200277/* see ./arch/powerpc/cpu/ppc4xx/cpu_init.c ./cpu/ppc4xx/start.S */
Stefan Roeseafabb492010-09-12 06:21:37 +0200278#define CONFIG_SYS_GPIO0_OSRL 0x55555550
279#define CONFIG_SYS_GPIO0_OSRH 0x00000110
280#define CONFIG_SYS_GPIO0_ISR1L 0x00000000
281#define CONFIG_SYS_GPIO0_ISR1H 0x15555445
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282#define CONFIG_SYS_GPIO0_TSRL 0x00000000
Stefan Roeseafabb492010-09-12 06:21:37 +0200283#define CONFIG_SYS_GPIO0_TSRH 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200284#define CONFIG_SYS_GPIO0_TCR 0xFFFF8097
285#define CONFIG_SYS_GPIO0_ODR 0x00000000
Gary Jennejohn73ccb342008-04-28 14:04:32 +0200286
287#if defined(CONFIG_CMD_KGDB)
288#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
289#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
290#endif
291
292/* ENVIRONMENT VARS */
293
294#define CONFIG_IPADDR 192.168.1.67
295#define CONFIG_SERVERIP 192.168.1.50
296#define CONFIG_GATEWAYIP 192.168.1.1
297#define CONFIG_NETMASK 255.255.255.0
298#define CONFIG_LOADADDR 300000
299#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
300
301/* pass open firmware flat tree */
302#define CONFIG_OF_LIBFDT 1
303
304#endif /* __CONFIG_H */