blob: cdaaced2eb559831e8931ab0065800cfbee787bf [file] [log] [blame]
Stefan Roese606576d2016-01-29 09:14:54 +01001/*
2 * Copyright (C) 2016 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_DB_88F6720_H
8#define _CONFIG_DB_88F6720_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
13#define CONFIG_DISPLAY_BOARDINFO_LATE
14
15/*
16 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
17 * for DDR ECC byte filling in the SPL before loading the main
18 * U-Boot into it.
19 */
20#define CONFIG_SYS_TEXT_BASE 0x00800000
21#define CONFIG_SYS_TCLK 200000000 /* 200MHz */
22
23/*
24 * Commands configuration
25 */
Stefan Roese606576d2016-01-29 09:14:54 +010026
27/* I2C */
28#define CONFIG_SYS_I2C
29#define CONFIG_SYS_I2C_MVTWSI
30#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
31#define CONFIG_SYS_I2C_SLAVE 0x0
32#define CONFIG_SYS_I2C_SPEED 100000
33
34/* USB/EHCI configuration */
35#define CONFIG_EHCI_IS_TDI
36#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
37
38/* SPI NOR flash default params, used by sf commands */
39#define CONFIG_SF_DEFAULT_SPEED 1000000
40#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
41
42/* Environment in SPI NOR flash */
Stefan Roese606576d2016-01-29 09:14:54 +010043#define CONFIG_ENV_OFFSET (1 << 20) /* 1MiB in */
44#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
45#define CONFIG_ENV_SECT_SIZE (64 << 10) /* 64KiB sectors */
46
47#define CONFIG_PHY_MARVELL /* there is a marvell phy */
48#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
49
Stefan Roese606576d2016-01-29 09:14:54 +010050#define CONFIG_SYS_ALT_MEMTEST
51
52/* Additional FS support/configuration */
53#define CONFIG_SUPPORT_VFAT
54
55/*
56 * mv-common.h should be defined after CMD configs since it used them
57 * to enable certain macros
58 */
59#include "mv-common.h"
60
61/*
62 * Memory layout while starting into the bin_hdr via the
63 * BootROM:
64 *
65 * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
66 * 0x4000.4030 bin_hdr start address
67 * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
68 * 0x4007.fffc BootROM stack top
69 *
70 * The address space between 0x4007.fffc and 0x400f.fff is not locked in
71 * L2 cache thus cannot be used.
72 */
73
74/* SPL */
75/* Defines for SPL */
76#define CONFIG_SPL_FRAMEWORK
77#define CONFIG_SPL_TEXT_BASE 0x40004030
78#define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
79
80#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
81#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
82
83#ifdef CONFIG_SPL_BUILD
84#define CONFIG_SYS_MALLOC_SIMPLE
85#endif
86
87#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
88#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
89
Stefan Roese606576d2016-01-29 09:14:54 +010090/* SPL related SPI defines */
Stefan Roese606576d2016-01-29 09:14:54 +010091#define CONFIG_SPL_SPI_LOAD
Stefan Roese606576d2016-01-29 09:14:54 +010092#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
93#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
94
95#endif /* _CONFIG_DB_88F6720_H */