blob: f78e0ec173e0f1fecf09eed1f1420810ee0b6922 [file] [log] [blame]
Asen Dimovb5d289f2010-04-20 22:49:04 +03001/*
2 * (C) Copyright 2010
3 * Ilko Iliev <iliev@ronetix.at>
4 * Asen Dimov <dimov@ronetix.at>
5 * Ronetix GmbH <www.ronetix.at>
6 *
7 * (C) Copyright 2007-2008
Stelian Popc9e798d2011-11-01 00:00:39 +01008 * Stelian Pop <stelian@popies.net>
Asen Dimovb5d289f2010-04-20 22:49:04 +03009 * Lead Tech Design <www.leadtechdesign.com>
10 *
11 * Configuation settings for the PM9G45 board.
12 *
Wolfgang Denk1a459662013-07-08 09:37:19 +020013 * SPDX-License-Identifier: GPL-2.0+
Asen Dimovb5d289f2010-04-20 22:49:04 +030014 */
15
16#ifndef __CONFIG_H
17#define __CONFIG_H
18
Asen Dimoveb6e6082011-06-08 22:01:37 +000019/*
20 * SoC must be defined first, before hardware.h is included.
21 * In this case SoC is defined in boards.cfg.
22 */
23#include <asm/hardware.h>
24
Asen Dimovb5d289f2010-04-20 22:49:04 +030025#define CONFIG_PM9G45 1 /* It's an Ronetix PM9G45 */
Asen Dimoveb6e6082011-06-08 22:01:37 +000026#define CONFIG_SYS_AT91_CPU_NAME "AT91SAM9G45"
Asen Dimovb5d289f2010-04-20 22:49:04 +030027
Asen Dimova3e09cc2011-10-31 08:54:20 +000028#define MACH_TYPE_PM9G45 2672
29#define CONFIG_MACH_TYPE MACH_TYPE_PM9G45
30
Asen Dimovb5d289f2010-04-20 22:49:04 +030031/* ARM asynchronous clock */
32#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */
Asen Dimoveb6e6082011-06-08 22:01:37 +000033#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
Asen Dimoveb6e6082011-06-08 22:01:37 +000034#define CONFIG_SYS_TEXT_BASE 0x73f00000
Asen Dimovb5d289f2010-04-20 22:49:04 +030035
36#define CONFIG_ARCH_CPU_INIT
37
38#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
39#define CONFIG_SETUP_MEMORY_TAGS 1
40#define CONFIG_INITRD_TAG 1
41
42#define CONFIG_SKIP_LOWLEVEL_INIT
Asen Dimovc4df2142011-12-09 11:00:07 +000043#define CONFIG_BOARD_EARLY_INIT_F
Asen Dimovb5d289f2010-04-20 22:49:04 +030044
45/*
46 * Hardware drivers
47 */
48#define CONFIG_AT91_GPIO 1
49#define CONFIG_ATMEL_USART 1
Asen Dimoveb6e6082011-06-08 22:01:37 +000050#define CONFIG_USART_BASE ATMEL_BASE_DBGU
51#define CONFIG_USART_ID ATMEL_ID_SYS
Asen Dimovb5d289f2010-04-20 22:49:04 +030052
53#define CONFIG_SYS_USE_NANDFLASH 1
54
55/* LED */
56#define CONFIG_AT91_LED
Andreas Bießmannbcf9fe32013-11-29 12:13:46 +010057#define CONFIG_RED_LED GPIO_PIN_PD(31) /* this is the user1 led */
58#define CONFIG_GREEN_LED GPIO_PIN_PD(0) /* this is the user2 led */
Asen Dimovb5d289f2010-04-20 22:49:04 +030059
60#define CONFIG_BOOTDELAY 3
61
62/*
63 * BOOTP options
64 */
65#define CONFIG_BOOTP_BOOTFILESIZE 1
66#define CONFIG_BOOTP_BOOTPATH 1
67#define CONFIG_BOOTP_GATEWAY 1
68#define CONFIG_BOOTP_HOSTNAME 1
69
70/*
71 * Command line configuration.
72 */
73#include <config_cmd_default.h>
74#undef CONFIG_CMD_FPGA
75#undef CONFIG_CMD_IMLS
76
Asen Dimov37ee3cc2010-12-12 12:42:38 +020077#define CONFIG_CMD_CACHE
Asen Dimovb5d289f2010-04-20 22:49:04 +030078#define CONFIG_CMD_PING 1
79#define CONFIG_CMD_DHCP 1
80#define CONFIG_CMD_NAND 1
81#define CONFIG_CMD_USB 1
82
83#define CONFIG_CMD_JFFS2 1
84#define CONFIG_JFFS2_CMDLINE 1
85#define CONFIG_JFFS2_NAND 1
86#define CONFIG_JFFS2_DEV "nand0" /* NAND dev jffs2 lives on */
87#define CONFIG_JFFS2_PART_OFFSET 0 /* start of jffs2 partition */
88#define CONFIG_JFFS2_PART_SIZE (256 * 1024 * 1024) /* partition */
89
90/* SDRAM */
91#define CONFIG_NR_DRAM_BANKS 1
92#define PHYS_SDRAM 0x70000000
93#define PHYS_SDRAM_SIZE 0x08000000 /* 128 megs */
94
95/* NOR flash, not available */
96#define CONFIG_SYS_NO_FLASH 1
97#undef CONFIG_CMD_FLASH
98
99/* NAND flash */
100#ifdef CONFIG_CMD_NAND
Asen Dimovb5d289f2010-04-20 22:49:04 +0300101#define CONFIG_NAND_ATMEL
102#define CONFIG_SYS_MAX_NAND_DEVICE 1
103#define CONFIG_SYS_NAND_BASE 0x40000000
104#define CONFIG_SYS_NAND_DBW_8 1
105/* our ALE is AD21 */
106#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
107/* our CLE is AD22 */
108#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
Andreas Bießmannac45bb12013-11-29 12:13:45 +0100109#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PC(14)
110#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PD(3)
Asen Dimovb5d289f2010-04-20 22:49:04 +0300111
112#endif
113
114/* Ethernet */
115#define CONFIG_MACB 1
116#define CONFIG_RMII 1
Asen Dimovb5d289f2010-04-20 22:49:04 +0300117#define CONFIG_NET_RETRY_COUNT 20
118#define CONFIG_RESET_PHY_R 1
119
120/* USB */
121#define CONFIG_USB_ATMEL
Bo Shendcd2f1a2013-10-21 16:14:00 +0800122#define CONFIG_USB_ATMEL_CLK_SEL_UPLL
Asen Dimovb5d289f2010-04-20 22:49:04 +0300123#define CONFIG_USB_OHCI_NEW 1
124#define CONFIG_DOS_PARTITION 1
125#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
126#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00700000 /* _UHP_OHCI_BASE */
127#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9g45"
128#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
129#define CONFIG_USB_STORAGE 1
130
131/* board specific(not enough SRAM) */
132#define CONFIG_AT91SAM9G45_LCD_BASE PHYS_SDRAM + 0xE00000
133
134#define CONFIG_SYS_LOAD_ADDR PHYS_SDRAM + 0x2000000 /* load addr */
135
136#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
137#define CONFIG_SYS_MEMTEST_END CONFIG_AT91SAM9G45_LCD_BASE
138
139/* bootstrap + u-boot + env + linux in nandflash */
140#define CONFIG_ENV_IS_IN_NAND 1
141#define CONFIG_ENV_OFFSET 0x60000
142#define CONFIG_ENV_OFFSET_REDUND 0x80000
143#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
144#define CONFIG_BOOTCOMMAND "nand read 0x72000000 0x200000 0x200000; bootm"
145#define CONFIG_BOOTARGS "fbcon=rotate:3 console=tty0 " \
146 "console=ttyS0,115200 " \
147 "root=/dev/mtdblock4 " \
148 "mtdparts=atmel_nand:128k(bootstrap)ro," \
149 "256k(uboot)ro,1664k(env)," \
150 "2M(linux)ro,-(root) rw " \
151 "rootfstype=jffs2"
152
153#define CONFIG_BAUDRATE 115200
Asen Dimovb5d289f2010-04-20 22:49:04 +0300154
155#define CONFIG_SYS_PROMPT "U-Boot> "
156#define CONFIG_SYS_CBSIZE 256
157#define CONFIG_SYS_MAXARGS 16
158#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
159 sizeof(CONFIG_SYS_PROMPT) + 16)
160#define CONFIG_SYS_LONGHELP 1
161#define CONFIG_CMDLINE_EDITING 1
162#define CONFIG_AUTO_COMPLETE
163#define CONFIG_SYS_HUSH_PARSER
Asen Dimovb5d289f2010-04-20 22:49:04 +0300164
165/*
166 * Size of malloc() pool
167 */
168#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024,\
169 0x1000)
Asen Dimovb5d289f2010-04-20 22:49:04 +0300170
Asen Dimov510f7942010-12-12 00:42:28 +0000171#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
172#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - \
173 GENERATED_GBL_DATA_SIZE)
174
Asen Dimovb5d289f2010-04-20 22:49:04 +0300175#endif