blob: 16dc3ebe925c62202cec795c687e85a3addd3dbf [file] [log] [blame]
wdenkf4675562002-10-02 14:20:15 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2000-2005
wdenkf4675562002-10-02 14:20:15 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_MPC855 1 /* This is a MPC855 CPU */
37#define CONFIG_TQM855L 1 /* ...on a TQM8xxL module */
38
39#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
40#undef CONFIG_8xx_CONS_SMC2
41#undef CONFIG_8xx_CONS_NONE
wdenk6aff3112002-12-17 01:51:00 +000042
wdenkf4675562002-10-02 14:20:15 +000043#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
wdenk6aff3112002-12-17 01:51:00 +000044
wdenkae3af052003-08-07 22:18:11 +000045#define CONFIG_BOOTCOUNT_LIMIT
wdenkf4675562002-10-02 14:20:15 +000046
wdenkae3af052003-08-07 22:18:11 +000047#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
wdenkf4675562002-10-02 14:20:15 +000048
49#define CONFIG_BOARD_TYPES 1 /* support board types */
50
wdenk6aff3112002-12-17 01:51:00 +000051#define CONFIG_PREBOOT "echo;" \
52 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
53 "echo"
wdenkf4675562002-10-02 14:20:15 +000054
55#undef CONFIG_BOOTARGS
wdenk6aff3112002-12-17 01:51:00 +000056
57#define CONFIG_EXTRA_ENV_SETTINGS \
wdenkae3af052003-08-07 22:18:11 +000058 "netdev=eth0\0" \
wdenk6aff3112002-12-17 01:51:00 +000059 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010060 "nfsroot=${serverip}:${rootpath}\0" \
wdenk6aff3112002-12-17 01:51:00 +000061 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010062 "addip=setenv bootargs ${bootargs} " \
63 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
64 ":${hostname}:${netdev}:off panic=1\0" \
wdenk6aff3112002-12-17 01:51:00 +000065 "flash_nfs=run nfsargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010066 "bootm ${kernel_addr}\0" \
wdenk6aff3112002-12-17 01:51:00 +000067 "flash_self=run ramargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010068 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
69 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
wdenk6aff3112002-12-17 01:51:00 +000070 "rootpath=/opt/eldk/ppc_8xx\0" \
wdenk5e4be002004-01-31 20:13:31 +000071 "bootfile=/tftpboot/TQM855L/uImage\0" \
Wolfgang Denkeb6da802007-09-16 02:39:35 +020072 "fdt_addr=40040000\0" \
73 "kernel_addr=40060000\0" \
74 "ramdisk_addr=40200000\0" \
wdenk6aff3112002-12-17 01:51:00 +000075 ""
76#define CONFIG_BOOTCOMMAND "run flash_self"
wdenkf4675562002-10-02 14:20:15 +000077
78#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
79#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
80
81#undef CONFIG_WATCHDOG /* watchdog disabled */
82
83#define CONFIG_STATUS_LED 1 /* Status LED enabled */
84
85#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
86
Jon Loeliger37d4bb72007-07-09 21:38:02 -050087/*
88 * BOOTP options
89 */
90#define CONFIG_BOOTP_SUBNETMASK
91#define CONFIG_BOOTP_GATEWAY
92#define CONFIG_BOOTP_HOSTNAME
93#define CONFIG_BOOTP_BOOTPATH
94#define CONFIG_BOOTP_BOOTFILESIZE
95
wdenkf4675562002-10-02 14:20:15 +000096
97#define CONFIG_MAC_PARTITION
98#define CONFIG_DOS_PARTITION
99
100#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
101
wdenkf4675562002-10-02 14:20:15 +0000102
Jon Loeliger26946902007-07-04 22:30:50 -0500103/*
104 * Command line configuration.
105 */
106#include <config_cmd_default.h>
107
108#define CONFIG_CMD_ASKENV
109#define CONFIG_CMD_DATE
110#define CONFIG_CMD_DHCP
111#define CONFIG_CMD_IDE
112#define CONFIG_CMD_NFS
113#define CONFIG_CMD_SNTP
114
wdenkf4675562002-10-02 14:20:15 +0000115
116/*
117 * Miscellaneous configurable options
118 */
119#define CFG_LONGHELP /* undef to save memory */
wdenk6aff3112002-12-17 01:51:00 +0000120#define CFG_PROMPT "=> " /* Monitor Command Prompt */
121
Wolfgang Denk2751a952006-10-28 02:29:14 +0200122#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
123#define CFG_HUSH_PARSER 1 /* Use the HUSH parser */
wdenk6aff3112002-12-17 01:51:00 +0000124#ifdef CFG_HUSH_PARSER
125#define CFG_PROMPT_HUSH_PS2 "> "
126#endif
127
Jon Loeliger26946902007-07-04 22:30:50 -0500128#if defined(CONFIG_CMD_KGDB)
wdenk6aff3112002-12-17 01:51:00 +0000129#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkf4675562002-10-02 14:20:15 +0000130#else
wdenk6aff3112002-12-17 01:51:00 +0000131#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
wdenkf4675562002-10-02 14:20:15 +0000132#endif
133#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
wdenk6aff3112002-12-17 01:51:00 +0000134#define CFG_MAXARGS 16 /* max number of command args */
wdenkf4675562002-10-02 14:20:15 +0000135#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
136
137#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
138#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
139
140#define CFG_LOAD_ADDR 0x100000 /* default load address */
141
wdenk6aff3112002-12-17 01:51:00 +0000142#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenkf4675562002-10-02 14:20:15 +0000143
144#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
145
146/*
147 * Low Level Configuration Settings
148 * (address mappings, register initial values, etc.)
149 * You should know what you are doing if you make changes here.
150 */
151/*-----------------------------------------------------------------------
152 * Internal Memory Mapped Register
153 */
154#define CFG_IMMR 0xFFF00000
155
156/*-----------------------------------------------------------------------
157 * Definitions for initial stack pointer and data area (in DPRAM)
158 */
159#define CFG_INIT_RAM_ADDR CFG_IMMR
160#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
161#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
162#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
163#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
164
165/*-----------------------------------------------------------------------
166 * Start addresses for the final memory configuration
167 * (Set up by the startup code)
168 * Please note that CFG_SDRAM_BASE _must_ start at 0
169 */
170#define CFG_SDRAM_BASE 0x00000000
171#define CFG_FLASH_BASE 0x40000000
172#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
173#define CFG_MONITOR_BASE CFG_FLASH_BASE
174#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
175
176/*
177 * For booting Linux, the board info and command line data
178 * have to be in the first 8 MB of memory, since this is
179 * the maximum mapped by the Linux kernel during initialization.
180 */
181#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
182
183/*-----------------------------------------------------------------------
184 * FLASH organization
185 */
wdenkf4675562002-10-02 14:20:15 +0000186
Martin Krausee318d9e2007-09-27 11:10:08 +0200187/* use CFI flash driver */
188#define CFG_FLASH_CFI 1 /* Flash is CFI conformant */
189#define CFG_FLASH_CFI_DRIVER 1 /* Use the common driver */
190#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE }
191#define CFG_FLASH_EMPTY_INFO
192#define CFG_FLASH_USE_BUFFER_WRITE 1
193#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
194#define CFG_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
wdenkf4675562002-10-02 14:20:15 +0000195
196#define CFG_ENV_IS_IN_FLASH 1
197#define CFG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
198#define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
199
200/* Address and size of Redundant Environment Sector */
201#define CFG_ENV_OFFSET_REDUND (CFG_ENV_OFFSET+CFG_ENV_SIZE)
202#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
203
Wolfgang Denk67c31032007-09-16 17:10:04 +0200204#define CFG_USE_PPCENV /* Environment embedded in sect .ppcenv */
205
wdenkf4675562002-10-02 14:20:15 +0000206/*-----------------------------------------------------------------------
207 * Hardware Information Block
208 */
209#define CFG_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
210#define CFG_HWINFO_SIZE 0x00000040 /* size of HW Info block */
211#define CFG_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
212
213/*-----------------------------------------------------------------------
214 * Cache Configuration
215 */
216#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeliger26946902007-07-04 22:30:50 -0500217#if defined(CONFIG_CMD_KGDB)
wdenkf4675562002-10-02 14:20:15 +0000218#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
219#endif
220
221/*-----------------------------------------------------------------------
222 * SYPCR - System Protection Control 11-9
223 * SYPCR can only be written once after reset!
224 *-----------------------------------------------------------------------
225 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
226 */
227#if defined(CONFIG_WATCHDOG)
228#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
229 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
230#else
231#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
232#endif
233
234/*-----------------------------------------------------------------------
235 * SIUMCR - SIU Module Configuration 11-6
236 *-----------------------------------------------------------------------
237 * PCMCIA config., multi-function pin tri-state
238 */
239#ifndef CONFIG_CAN_DRIVER
240#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
241#else /* we must activate GPL5 in the SIUMCR for CAN */
242#define CFG_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
243#endif /* CONFIG_CAN_DRIVER */
244
245/*-----------------------------------------------------------------------
246 * TBSCR - Time Base Status and Control 11-26
247 *-----------------------------------------------------------------------
248 * Clear Reference Interrupt Status, Timebase freezing enabled
249 */
250#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
251
252/*-----------------------------------------------------------------------
253 * RTCSC - Real-Time Clock Status and Control Register 11-27
254 *-----------------------------------------------------------------------
255 */
256#define CFG_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
257
258/*-----------------------------------------------------------------------
259 * PISCR - Periodic Interrupt Status and Control 11-31
260 *-----------------------------------------------------------------------
261 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
262 */
263#define CFG_PISCR (PISCR_PS | PISCR_PITF)
264
265/*-----------------------------------------------------------------------
266 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
267 *-----------------------------------------------------------------------
268 * Reset PLL lock status sticky bit, timer expired status bit and timer
269 * interrupt status bit
wdenkf4675562002-10-02 14:20:15 +0000270 */
wdenkf4675562002-10-02 14:20:15 +0000271#define CFG_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
wdenkf4675562002-10-02 14:20:15 +0000272
273/*-----------------------------------------------------------------------
274 * SCCR - System Clock and reset Control Register 15-27
275 *-----------------------------------------------------------------------
276 * Set clock output, timebase and RTC source and divider,
277 * power management and some other internal clocks
278 */
279#define SCCR_MASK SCCR_EBDF11
wdenke9132ea2004-04-24 23:23:30 +0000280#define CFG_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
wdenkf4675562002-10-02 14:20:15 +0000281 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
282 SCCR_DFALCD00)
wdenkf4675562002-10-02 14:20:15 +0000283
284/*-----------------------------------------------------------------------
285 * PCMCIA stuff
286 *-----------------------------------------------------------------------
287 *
288 */
289#define CFG_PCMCIA_MEM_ADDR (0xE0000000)
290#define CFG_PCMCIA_MEM_SIZE ( 64 << 20 )
291#define CFG_PCMCIA_DMA_ADDR (0xE4000000)
292#define CFG_PCMCIA_DMA_SIZE ( 64 << 20 )
293#define CFG_PCMCIA_ATTRB_ADDR (0xE8000000)
294#define CFG_PCMCIA_ATTRB_SIZE ( 64 << 20 )
295#define CFG_PCMCIA_IO_ADDR (0xEC000000)
296#define CFG_PCMCIA_IO_SIZE ( 64 << 20 )
297
298/*-----------------------------------------------------------------------
299 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
300 *-----------------------------------------------------------------------
301 */
302
303#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
304
305#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
306#undef CONFIG_IDE_LED /* LED for ide not supported */
307#undef CONFIG_IDE_RESET /* reset for ide not supported */
308
309#define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */
310#define CFG_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
311
312#define CFG_ATA_IDE0_OFFSET 0x0000
313
314#define CFG_ATA_BASE_ADDR CFG_PCMCIA_MEM_ADDR
315
316/* Offset for data I/O */
317#define CFG_ATA_DATA_OFFSET (CFG_PCMCIA_MEM_SIZE + 0x320)
318
319/* Offset for normal register accesses */
320#define CFG_ATA_REG_OFFSET (2 * CFG_PCMCIA_MEM_SIZE + 0x320)
321
322/* Offset for alternate registers */
323#define CFG_ATA_ALT_OFFSET 0x0100
324
wdenkf4675562002-10-02 14:20:15 +0000325/*-----------------------------------------------------------------------
326 *
327 *-----------------------------------------------------------------------
328 *
329 */
wdenkf4675562002-10-02 14:20:15 +0000330#define CFG_DER 0
331
332/*
333 * Init Memory Controller:
334 *
335 * BR0/1 and OR0/1 (FLASH)
336 */
337
338#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
339#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */
340
341/* used to re-map FLASH both when starting from SRAM or FLASH:
342 * restrict access enough to keep SRAM working (if any)
343 * but not too much to meddle with FLASH accesses
344 */
345#define CFG_REMAP_OR_AM 0x80000000 /* OR addr mask */
346#define CFG_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
347
348/*
349 * FLASH timing:
350 */
wdenkf4675562002-10-02 14:20:15 +0000351#define CFG_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
352 OR_SCY_3_CLK | OR_EHTR | OR_BI)
wdenkf4675562002-10-02 14:20:15 +0000353
354#define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
355#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
356#define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
357
358#define CFG_OR1_REMAP CFG_OR0_REMAP
359#define CFG_OR1_PRELIM CFG_OR0_PRELIM
360#define CFG_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
361
362/*
363 * BR2/3 and OR2/3 (SDRAM)
364 *
365 */
366#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
367#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
368#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
369
370/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
371#define CFG_OR_TIMING_SDRAM 0x00000A00
372
373#define CFG_OR2_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_SDRAM )
374#define CFG_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
375
376#ifndef CONFIG_CAN_DRIVER
377#define CFG_OR3_PRELIM CFG_OR2_PRELIM
378#define CFG_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
379#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
380#define CFG_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
381#define CFG_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
382#define CFG_OR3_CAN (CFG_CAN_OR_AM | OR_G5LA | OR_BI)
383#define CFG_BR3_CAN ((CFG_CAN_BASE & BR_BA_MSK) | \
384 BR_PS_8 | BR_MS_UPMB | BR_V )
385#endif /* CONFIG_CAN_DRIVER */
386
387/*
388 * Memory Periodic Timer Prescaler
389 *
390 * The Divider for PTA (refresh timer) configuration is based on an
391 * example SDRAM configuration (64 MBit, one bank). The adjustment to
392 * the number of chip selects (NCS) and the actually needed refresh
393 * rate is done by setting MPTPR.
394 *
395 * PTA is calculated from
396 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
397 *
398 * gclk CPU clock (not bus clock!)
399 * Trefresh Refresh cycle * 4 (four word bursts used)
400 *
401 * 4096 Rows from SDRAM example configuration
402 * 1000 factor s -> ms
403 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
404 * 4 Number of refresh cycles per period
405 * 64 Refresh cycle in ms per number of rows
406 * --------------------------------------------
407 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
408 *
409 * 50 MHz => 50.000.000 / Divider = 98
410 * 66 Mhz => 66.000.000 / Divider = 129
411 * 80 Mhz => 80.000.000 / Divider = 156
412 */
wdenke9132ea2004-04-24 23:23:30 +0000413
414#define CFG_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
415#define CFG_MAMR_PTA 98
wdenkf4675562002-10-02 14:20:15 +0000416
417/*
418 * For 16 MBit, refresh rates could be 31.3 us
419 * (= 64 ms / 2K = 125 / quad bursts).
420 * For a simpler initialization, 15.6 us is used instead.
421 *
422 * #define CFG_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
423 * #define CFG_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
424 */
425#define CFG_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
426#define CFG_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
427
428/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
429#define CFG_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
430#define CFG_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
431
432/*
433 * MAMR settings for SDRAM
434 */
435
436/* 8 column SDRAM */
437#define CFG_MAMR_8COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
438 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
439 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
440/* 9 column SDRAM */
441#define CFG_MAMR_9COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
442 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
443 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
444
445
446/*
447 * Internal Definitions
448 *
449 * Boot Flags
450 */
451#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
452#define BOOTFLAG_WARM 0x02 /* Software reboot */
453
454#define CONFIG_SCC1_ENET
wdenk6aff3112002-12-17 01:51:00 +0000455#define CONFIG_FEC_ENET
456#define CONFIG_ETHPRIME "SCC ETHERNET"
wdenkf4675562002-10-02 14:20:15 +0000457
458#endif /* __CONFIG_H */